• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 1999년도 춘계학술대회 논문집
• /
• pp.211-213
• /
• 1999

In this paper, we documented the controlling oxide removal amount on the pattern wafer using removal rate and removal thickness of blanket wafer. There was the strong correlation relationship for both(correlation factor:0.7109). So, we could confirm the repeatability as applying for STI CMP process from the obtained linear formular. As the result of repeatability test, the difference of calculated polishing time and actual polishing time was 3.48 seconds based on total 50 lots. If this time is converted into the thickness, it is from 104$\AA$ to 167$\AA$. It is possible to be ignored because it is under the process margin.

• 한국정밀공학회:학술대회논문집
• /
• 한국정밀공학회 1996년도 추계학술대회 논문집
• /
• pp.172-176
• /
• 1996

The rapid structural change of ULSI chip includes minimum features, multilevel interconnection and large diameter wafers. Demands for the advanced chip structure necessitates the development of enhanced deposition, etching and planarization techniques. Planarization refers to a process that make rugged surfaces flat and uniform. One of the emerging technologies for planarization is chemical mechanical polishing(CMP). Chemical and mechanical removal actions occur during CMP, and both appear to be closely interrelated. The purpose of this study is the optimal application of the slurry to the various types of device materials during CMP. We investigates the effect of slurry on CMP characteristics for thermal oxide and sputtered Al blanket wafers. Results from the polishing rate and the uniformity of residual film include mechanical and chemical reactions between several set of slurry and work material.

• 한국정밀공학회:학술대회논문집
• /
• 한국정밀공학회 2001년도 춘계학술대회 논문집
• /
• pp.1068-1071
• /
• 2001

Recently, the minimum line width shows a tendancy to decrease and the multi-level to increase in semiconductor. Therefore, a planarization technique is needed, which chemical polishing(CMP) is considered as one of the most important process. CMP accomplishes a high polishing performance and a global planarization of high quality. But there are several defects in CMP such as microscratches, abrasive contaminations, and non-uniformity of polished wafer edges. Spin Etching can improve the defects of CMP. It uses abrasive-free chemical solution instead of slurry. Wafer rotates and chemical solution is simultaneously dispensed on a whole surface of the wafer. Thereby chemical reaction is occurred on the surface of wafer, material is removed. On this study, TEOS film is removed by CMP and Spin Etching, the results are estimated at a viewpoint of material removal rate(MRR) and within wafer non-uniformity(WIWNU).

• 한국생산제조학회지
• /
• 제22권1호
• /
• pp.168-172
• /
• 2013

In 3D wafer-stacking technology, one of the major issues is wafer warpage. Especially, The important reason of warpage has been known due to CTE(Coefficient of Thermal Expansion) mismatch between materials. It was too hard to choose how to make the FE model for blanket structured wafer level 3D packaging, because the thickness of each layer in wafer level 3D packaging was too small (micro meter or nano meter scale) comparing with diameter of wafer (6 or 8 inches). In this study, the FE model using the shell element was selected and simulated by the ANSYS WorkBench to investigate effects of the CTE on the warpage. To verify the FE model, it was compared by experimental results.

• 대한기계학회논문집A
• /
• 제25권10호
• /
• pp.1535-1540
• /
• 2001

This study presents the possibility of scratch reduction on wafer in CMP by applying the ultrasonic and megasonic energy into the slurry which might contain large abrasive particles. Experiments were conducted to verify the dispersion ability of agglomerated particles by applying ultrasonic, megasonic waves and analyze the particle distribution of used slurry in case, of sonic energy assisted or none. And the dispersion stability of megasonic waves was investigated through the experiment of stability of the dispersed slurry, Finally, to confirm that the distribution of particles in slurry by ultrasonic waves was actually related to scratches on wafer when CMP was done, tungsten blanket wafer was processed, by CMP to compare and investigate scratches on wafer.

• Transactions on Electrical and Electronic Materials
• /
• 제2권3호
• /
• pp.24-27
• /
• 2001

The end point of oxide chemical mechanical polishing (CMP) have determined by polishing time calculated from removal rate and target thickness of oxide. This study is about control of oxide removal amounts on the shallow trench isolation (STI) patterned wafers using removal rate and thickness of blanket (non-patterned) wafers. At first, it was investigated the removal properties of PETEOS blanket wafers, and then it was compared with the removal properties and the planarization (step height) as a function of polishing time of the specific STI patterned wafers. We found that there is a relationship between the oxide removal amounts of blanket and patterned wafers. We analyzed this relationship, and the post CMP thickness of patterned wafers could be controlled by removal rate and removal target thickness of blanket wafers. As the result of correlation analysis, we confirmed that there was the strong correlation between patterned and blanket wafer (correlation factor: 0.7109). So, we could confirm the repeatability as applying for STI CMP process from the obtained linear formula. As the result of repeatability test, the differences of calculated polishing time and actual polishing time was about 3.48 seconds. If this time is converted into the thickness, then it is from 104 $\AA$ to 167 $\AA$. It is possible to be ignored because process margin is about 1800 $\AA$.

• 한국정밀공학회:학술대회논문집
• /
• 한국정밀공학회 2006년도 춘계학술대회 논문집
• /
• pp.481-482
• /
• 2006

Chemical-mechanical polishing, the dominant technology for LSI planarization, is trending to play an important function in micro-electro mechanical systems (MEMS). However, MEMS CMP process has a couple of different characteristics in comparison to LSI device CMP since the feature size of MEMS is bigger than that of LSI devices. Preliminary CMP tests are performed to understand material removal rate (MRR) with blanket wafer under a couple of polishing pressure and velocity. Based on the blanket CMP data, this paper focuses on the consumable approach to enhance MEMS CMP by the adjustment of slurry and pad. As a mechanical tool, newly developed microstructured (MS) pad is applied to compare with conventional pad (IC 1400-k Nitta-Haas), which is fabricated by micro melding method of polyurethane. To understand the CMP characteristics in real time, in-situ friction force monitoring system was used. Finally, the topography change of poly-si MEMS structures is compared according to the pattern density, size and shape as polishing time goes on.

• 한국전기전자재료학회논문지
• /
• 제18권4호
• /
• pp.321-326
• /
• 2005

Chemical mechanical polishing(CMP) process is essential technology to be applied to manufacturing the dielectric layer and metal line in semiconductor devices. It has been known that overpolishing in CMP depends on pattern selectivity as a function of density and pitch, and use of fixed abrasive pad(FAP) is one method which can improve the pattern selectivity. Thus, dishing & erosion defects can be reduced. This paper introduces the manufacturing technique of FAP using hydrophilic polymers with swelling characteristic in water and explains the self-conditioning phenomenon. When applied to tungsten blanket wafers, the FAP resulted in appropriate performance in point of uniformity, material selectivity and roughness. Especially, reduced dishing and erosion was observed in CMP of tungsten pattern wafer with the proposed FAP.

• 한국세라믹학회지
• /
• 제40권2호
• /
• pp.167-171
• /
• 2003

기계적 방법으로 합성된 CeO$_2$분말을 연마입자로 하여 STI용 CMP 슬러리를 제조하였다. 연마입자는 정전기적 방법과 입체적 방법으로 수계에서 안정화시킬 수 있었으며, 장기 안정성을 위해서는 입체적 방법에 의한 안정화가 유효하였다. 50$0^{\circ}C$와 $700^{\circ}C$에서 합성된 CeO$_2$를 이용하여 CMP 슬러리를 제조하고, SiO$_2$와 Si$_3$N$_4$가 블랭킷 형태로 증착된 웨이퍼를 연마한 결과 연마능률과 선택비는 연마입자의 합성조건과 분산 안정성, 슬러리의 pH 등에 의해 영향을 받았다.