1 |
Kim, Y., Kang, S. K., and Kim, S. E., 2010, "Study of Thinned Si Wafer Warpage in 3D Stacked Wafers," J. of Microelectron Reliab., Vol. 50, No. 12, pp. 1988-1993.
DOI
ScienceOn
|
2 |
Maeng, K. H., Kim, Y. K., Kang, S. G., Kim, S. D., and Kim, S. E., 2011 "Stress Analysis of Stacked Si Wafer in 3D WLP," J. of Applied Physics, Vol. 11, No. 4, pp. s119-s123.
|
3 |
Kim, Y. K., Kang, S. K., Kim, S. D., and Kim, S. E., 2012, "Wafer warpage analysis of stacked wafers for 3D integration," Microelectron Eng., Vol. 89, pp. 46-49.
DOI
ScienceOn
|
4 |
Ko, C. T., and Chen, K. N., 2010, "Wafer-level Bonding/ Stacking Technology for 3D Integration", J. of Microelectron Reliab., Vol. 50, No. 4, pp. 481-488.
DOI
ScienceOn
|
5 |
List, R. S., Webb, C., and Kim, S. E., 2002, "3D Wafer Stacking Technology," Proc. of Advanced Metallization Conference, pp. 29-36.
|
6 |
Plieninger, R., Dittes, M., and Pressel, K., 2006, "Modern IC Packaging Trends and Their Reliability Implications," J. of Microelectron Reliab., Vol. 46, No. 9-11, pp. 1868-1873.
DOI
ScienceOn
|
7 |
Song, C. G., and Choa, S. H., 2010, "Analysis of Warpage Characteristics Of Subminiature Package For Mobile Devices," Proceeding of KSPE Fall Conference, pp. 439-440.
|
8 |
Park, S. M., Lee, H. J., and Park, S. J., 2012, "Warpage Analysis of Large-area Fan-out Molding Process," Proceeding of KSMTE 2012 Spring Conference, pp. 108-108.
|