• Journal of information and communication convergence engineering
• /
• v.8 no.4
• /
• pp.461-465
• /
• 2010

This paper describes the design method of Time-to-Digital Converter(TDC) to obtain the constant delay time and good reliability. The reliability property is described with delay elements. In TDC the time signal is converted to digital value which is based on delay elements for the time interpolation. To obtain the constant delay time, the first and the last delay elements have different structure compared to the middle delay elements. In the first and the last delay elements, the driving ability could be controlled for the different delay time. The delay element can be designed by analog and digital devices. The delay time of the element using analog devices is not sensitive to process parameters than that of the element using digital devices. And the TDC circuit by the elements using analog devices shows better reliability than that by the elements using digital devices also.

• Journal of information and communication convergence engineering
• /
• v.8 no.1
• /
• pp.103-106
• /
• 2010

In this paper, the delay times were evaluated to develop highly reliable time-to-digital converter(TDC) in analog and digital delay element structures. The delay element can be designed by using current source or inverter. In case of using inverter, the number of inverter has to be controlled to adjust the delay time. And in case of using current source, the current for charging and discharging is controlled. When the current source is used the delay time of the delay element is not sensitive with varying the channel width of CMOS. However, when the inverter is used the delay time is directly related to the channel width of CMOS. Therefore to obtain good reliability in TDC circuit the delay element using current source is more stable compared to inverter in the viewpoint of the variation of fabrication process.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2011.05a
• /
• pp.671-672
• /
• 2011

Time to digital converter is designed. To obtain the digital signal from time information the analog delay element is used. Because the analog delay element shows more stable characteristics compared to the digital delay element in view point of process variation. The designed circuit has temperature stale characteristics when the range of operating temperature is from $-20^{\circ}C$ to $70^{\circ}C$. The circuit is simulated and confirmed by HSPICE.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.16 no.4
• /
• pp.799-804
• /
• 2012

To converter time information to digital information Time-to-Digital Converter(TDC) is designed by using analog delay elements. To obtain the temperature stable characteristics the circuit is designed and the operation of the designed circuit is confirmed by HSPICE. The characteristics variation of the designed delay element with temperature is from -0.18% to 0.126% compared to room temperature characteristics when the temperature is varied from $-20^{\circ}C$ tp $70^{\circ}C$. Time difference is from -0.18% to 0.12% compared to room temperature characteristic when the temperature is varied from $-20^{\circ}C$ tp $70^{\circ}C$. The time difference is simulated when the digital output is 15. However the time difference is from -1.09% to 1.28% in the TDC using temperature non-stable analog delay elements.

• The Proceedings of the Korean Institute of Illuminating and Electrical Installation Engineers
• /
• v.8 no.2
• /
• pp.41-45
• /
• 1994

In this paper, it is implemented that Sub- MRA PWM techinque which is applied to MRA PWM technique using the Digital Signal Processor. Unstable element of analog is reduced for Sub - MRA PWM technique by digital signal pressing. And harmonic is analized by simulation to verify that. It is afford the process induction motor control with real time by minimizing the delay time of digital system. Time delay which is a defect of digital control can by minimized using fast caculation. Therefore, real time control is implemented in the induction motor

• 전자공학회논문지 IE
• /
• v.48 no.2
• /
• pp.6-11
• /
• 2011

This paper describes the design of new method of propagation delay measurement in micro and nanostructures during characterization of ASIC standard library cell. Providing more accuracy timing information about library cell (NOR, AND, XOR, etc.) to the design team we can improve a quality of timing analysis inside of ASIC design flow process. Also, this information could be very useful for semiconductor foundry team to make correction in technology process. By comparison of the propagation delay in the CMOS element and result of analog SPICE simulation, we can make assumptions about accuracy and quality of the transistor's parameters. Physical implementation of phase error accumulation method(PHEAM) can be easy integrated at the same chip as close as possible to the device under test(DUT). It was implemented as digital IP core for semiconductor manufacturing process($0.11{\mu}m$, GL130SB). Specialized method helps to observe the propagation time delay in one element of the standard-cell library with up-to picoseconds accuracy and less. Thus, the special useful solutions for VLSI schematic-to-parameters extraction (STPE), basic cell layout verification, design simulation and verification are announced.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2001.05a
• /
• pp.359-362
• /
• 2001

Analog communication systems using AM, FM modem have been developed. Digital communication systems using digital modems, which is by expansion of digital hardware skill have been recently developed. In order to accomplish a reliable communication it is important to overcome ocean environmental channel characteristics such as transmission loss, ambient noise and multipath effect etc. Specially, the effect of multipath is the most important element that determines the performance of underwater communication system in shallow water. Multipath channel can be divided a vertical and horizontal channel. the former is defined the channel to have large path-delay times between a direct wave and reflected waves. The latter shows relatively small path-delay times between a direct and reflected waves in compared with a vertical channel. In this paper, The performance of FSK, PSK and DPSK modem with respect to the vertical and horizontal multipath communication channels it described and compared.

• Journal of Sensor Science and Technology
• /
• v.15 no.1
• /
• pp.34-39
• /
• 2006

This study provides the electrical model of combustible catalytic gas sensor. Physical characteristics such as thermal behavior, resistance change were included in this model. The finite element method analysis for sensor device structure showed that the thermal behavior of sensor is expressed in a simple electrical equivalent circuit that consists of a resistor, a capacitor and a current source. This thermal equivalent circuit interfaces with real electrical circuit using two parts. One is 'power to heat' converter. The other is temperature dependent variable resistor. These parts realized with the analog behavior devices of the SPICE library. The gas response tendency was represented from the mass transferring limitation theory and the combustion theory. In this model, Gas concentration that is expressed in voltage at the model, is converted to heat and is flowed to the thermal equivalent circuit. This model is tested in several circuit simulations. The resistance change of device, the delay time due to thermal capacity, the gas responses output voltage that are calculated from SPICE simulations correspond well to real results from measuring in electrical circuits. Also good simulation result can be produced in the more complicated circuit that includes amplifier, bios circiut, buffer part.

• The KIPS Transactions:PartA
• /
• v.11A no.2
• /
• pp.195-202
• /
• 2004

This paper introduces the design or parallel Pipeline high-speed analog-to-digital converter(ADC) for the high-resolution video applications which require very precise sampling. The overall architecture of the ADC consists of 4-channel parallel time-interleaved 10-bit pipeline ADC structure a]lowing 200MSample/s sampling speed which corresponds to 4-times improvement in sampling speed per channel. Key building blocks are composed of the front-end sample-and-hold amplifier(SHA), the dynamic comparator and the 2-stage full differential operational amplifier. The 1-bit DAC, comparator and gain-2 amplifier are used internally in each stage and they were integrated into single switched capacitor architecture allowing high speed operation as well as low power consumption. In this work, the gain of operational amplifier was enhanced significantly using negative resistance element. In the ADC, a delay line Is designed for each stage using D-flip flops to align the bit signals and minimize the timing error in the conversion. The converter has the power dissipation of 280㎽ at 3.3V power supply. Measured performance includes DNL and INL of +0.7/-0.6LSB, +0.9/-0.3LSB.