1 |
Poki Chen and Shen-Iuan Liu, "A Cyclic Timeto-Digital Converter With Deep Sub-nanosecond Resolution," IEEE 1999 Custom Integrated Circuits Conference pp.605-608, 1999.
|
2 |
R. cicalese, et al, "Implementation of High-Resolution Time-to-Digital Converters on two different FPGA devices," WSPC-Proceedings, pp.1-5, 2007.
|
3 |
Jian Song, Qi An and Shubin Liu, "A high-resolution Time-to-Digital Converter Implemented in field programmable gate array," IEEE Trans. Instrum. Meas., vol. 53, no. 1, Feb. 2006.
|
4 |
Karadamoglou, K., et al "Delay An 11-bit highresolution and adjustable-range CMOS time-to-digital converter for space science instruments," IEEE Solid-State-Circuit, vol.39, pp.214-222, Jan. 2004.
DOI
ScienceOn
|
5 |
Vengattaramane, K., et al, "A gated ring oscillator based parallel-TDC system with digital resolution enhancement," Solid-State Circuit Conference A-SSCC 2009, pp.57-60, Nov. 2009.
|
6 |
Jin-Ho Choi, "Delay Time Reliability of Analog and Digital Delay Elements for Time-to-Digital Converter," International Journal of KIMICS, vol.7, no.1, Feb.2010.
|
7 |
Hong Jun Park, "CMOS Analog Integrated Circuit Design," Sigma Press, 1999.
|