• 전력전자학회:학술대회논문집
• /
• 전력전자학회 2015년도 전력전자학술대회 논문집
• /
• pp.95-96
• /
• 2015

본 논문에서는 왜곡된 전원 전압과 주파수 변동 하에서도 입력 전류를 정현적으로 제어하도록 하는 단상 PWM 컨버터의 동기좌표계 전류 제어 기법을 제안한다. 왜곡된 전원 전압은 PWM 컨버터 제어를 위한 제어 위상각을 왜곡시켜 입력 전류에 고조파를 발생시키며, 전원 주파수의 변동 역시 입력 전류의 제어 성능을 저하시킨다. 본 논문에서는 위상각의 왜곡 성분을 이용하여 지령 전류를 보상하고 동기좌표계 PLL (Phase Lock Loop) 제어기의 출력으로부터 주파수 변동분을 검출하여 왜곡된 전원 전압과 주파수하에서도 정현적인 전류 제어가 가능하도록 하였다. 제안된 기법의 유용성은 실험을 통해 확인하였다.

• Journal of Power Electronics
• /
• 제19권1호
• /
• pp.1-10
• /
• 2019

Current imbalance is the main factor affecting the lifespan of light-emitting diode (LED) lighting systems and is generally solved by active or passive approaches. Given many new lighting applications, independent control is particularly important in achieving different levels of luminance. Existing passive and active approaches have their own limitations in current sharing and independent control, which bring new challenges to the design of LED drivers. In this work, a multichannel resonant converter based on switched-capacitor control (SCC) is proposed for solving this challenge. In the resonant network of the upper and lower half-bridges, SCC is used instead of fixed capacitance. Then, the individual current of the LED array is obtained through regulation of the effective capacitance of the SCC under a fixed switching frequency. In this manner, the complexity of the control unit of the circuit and the precision of the multichannel outputs are further improved. Finally, the superior performance of the proposed LED driver is verified by simulations and a 4-channel experimental prototype with a rated output power of 20 W.

• 한국통신학회논문지
• /
• 제18권12호
• /
• pp.1983-1993
• /
• 1993

본 논문에서는 full-flash A/D 변환기에서 전력소모를 줄이는 방법과 그의 회로를 제안하였다. Full-flash A/D 변환기에서 해상도가 증가하면 전압비교기의 수는 지수함수적으로 증가하며 모든 전압비교기가 항상 동작하여 전력 소모가 많으므로 제안하는 구조에서는 입력 신호의 크기에 까라 그 영역에 해당하는 위치에 있는 전압비교기를 선택적으로 켜줌으로써 전력 소모를 줄인다. 입력 신호의 크기를 판별하기 위하여 입력 신호의 범위를 찾는 회로를 설계하였다. 클리치 잡음을 줄일 수 있는 클럭 발생회로를 설계하여 사용함으로써 전압 비교기의 전류원에서 발생하는 잡음을 일반적인 클럭을 사용했을 때와 비교하여 1/4로 줄였다. 설계한 A/D 변환기는 out-off 주파수가 5GHz 인 1.2 m의 BiCMOS 공정으로 제작하였다. 이는 350Msamples /s의 변환 속도를 가지며 소모 전력은 900mW이다.

• 한국조명전기설비학회지:조명전기설비
• /
• 제1권1호
• /
• pp.75-82
• /
• 1987

종래, 위상제어의 전력전자 회로는 전원에서 고주파분이 많이 포함되고 역율을 저하시키는 원인이 되었다. 그러므로, 본 연구에서는 이러한 영향을 개선시키기 위하여 Optimal PWM 방식을 제시하였다. Optimal PWM 콘버어터는 전원에서 실효 고주파분을 최소화하는 것이며, Optimal PWM 인버어터와 쌍대성이 있음을 알 수 있었다. Optimal PWM 콘버어터의 전류패턴은 Optimal PWM 인버어터의 전압패턴과 같은 스위칭패턴과 제어방법을 얻을 수 있었다. 이러한 PWM방식을 실현하기 위하여 고속 스위칭소자가 필요하게 되었다. 이전에는 강제 전류회로인 싸이리스터가 사용되었으나, 최근에 와서는 전류용 TR 또는 GTO 소자 등을 사용함으로써 이와같은 PWM 특성을 쉽게 실현할 수 있었다. 본 연구에서의 전원에서 실효 고주파 전류를 최소화하기 위한 제어방법, 회로 및 결과를 제시하였다.

• 대한의용생체공학회:의공학회지
• /
• 제28권1호
• /
• pp.84-94
• /
• 2007

In order to collect information on local distribution of conductivity and permittivity underneath a scan probe, we developed a multi-frequency trans-admittance scanner (TAS). Applying a sinusoidal voltage with variable frequency on a chosen distal part of a human body, we measure exit currents from 320 grounded electrodes placed on a chosen surface of the subject. The electrodes are packaged inside a small and light scan probe. The system includes one voltage source and 17 digital ammeters. Front-end of each ammeter is a current-to-voltage converter with virtual grounding of a chosen electrode. The rest of the ammeter is a voltmeter performing digital phase-sensitive demodulation. Using resistor loads, we calibrate the system including the scan probe to compensate frequency-dependent variability of current measurements and also inter-channel variability among multiple. We found that SNR of each ammeter is about 85dB and the minimal measurable current is 5nA. Using saline phantoms with objects made from TX-151, we verified the performance of the lesion estimation algorithm. The error rate of the depth estimation was about 19.7%. For the size estimate, the error rate was about 15.3%. The results suggest improvement in lesion estimation algorithm based on multi-frequency trans-admittance data.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2001년도 하계학술대회 논문집 B
• /
• pp.1020-1022
• /
• 2001

because the output of solar cell is direct, it is necessary to install D/A converter system for A.C load, and in case of driving utility line system, it is possible to drive system relation when the system supplies sinusodal current ant voltage having unit power factor. As the characteristics of the soar cell output the is influenced by dailysunight charge, for more electric power it is essential to control the direction toward the san so that the driving point of solar cell can always operate near maximum output point. PWM modulation device among electric power converters must have stable modulation at anytime when it includes noise-factors such as noise-wave and noises on electric voltage wave, a synchronous signal system. In dealing with synchronous signal for control and control signal by microprocessor, it is necessary to compensate it because there is time difference between sample paint and carrier wave. On this papers, single phase PWM current type invertor controled the solar cell having typical voltage dropping character has optimun short current in short, reduces D.C reactance, composes controller for modulation and keeps lower harmonic and high power factor keeping maximum output of solar cell according daily sunlight charge variation.

• Journal of Power Electronics
• /
• 제17권6호
• /
• pp.1535-1544
• /
• 2017

Advances in FPGA technology have enabled fast real-time simulation of power converters, filters and loads. FPGA based HIL (Hardware-In-the-Loop) simulators have revolutionized control hardware and software development for power electronics. Common time step sizes in the order of 100ns are sufficient for simulating switching frequency current and voltage ripples. In order to keep the time step as small as possible, ideal switching function models are often used to simulate the phase legs. This often produces inferior results when simulating the discontinuous conduction mode (DCM) and disabled operational states. Therefore, the corresponding measurement and protection units cannot be tested properly. This paper describes a new solution for this problem utilizing a discrete-time PI controller. The PI controller simulates the proper DC and low frequency AC components of the phase leg voltage during disabled operation. It also retains the advantage of fast real-time execution of switch-based models when an accurate simulation of high frequency junction capacitor oscillations is not necessary.

• 전기학회논문지P
• /
• 제58권3호
• /
• pp.357-361
• /
• 2009

This study performed analysis on the thermal pattern and current characteristics of an LED ((Light Emitting Diode) street lamp. It did this using a TVS (Thermal Video System) to analyze the LED street lamp's thermal pattern, and measured its characteristics using an oscilloscope. The ambient temperature and humidity during the experiment were maintained at $24{\pm}2[^{\circ}C]$ and 50~60[%]. The capacity of the LED street lamp was 120[W] and nine sets of modules were arranged at uniform intervals. On one module, 24 LED lamps were arranged in a radial pattern. The analysis of the thermal diffusion pattern at the front of the LED lamp showed that the maximum surface temperature was approximately $34[^{\circ}C]$. In addition, there was almost no change in the temperature of the upper cover, and the temperature at the side showed a uniform thermal diffusion pattern. The surface temperature of the converter converting AC to DC increased to approximately $46[^{\circ}C]$. The analysis results of the thermal characteristics of one LED indicated uniform thermal characteristics for an initial eight minutes. However, the temperature at the center of the LED increased to approximately $82[^{\circ}C]$ after 12 minutes had elapsed. It can be seen from this that the temperature at the center of the LED was higher than the allowable temperature, $70[^{\circ}C]$ of the insulating material for general electrical devices. Therefore, it is necessary to design a lamp in such a way that the plastic insulating material does not come into contact with or get close to the LED lamp. The voltage of the LED lamp converted by the AC/DC converter was measured at DC 27[V] and the current was DC 13[A]. Consequently, it can be seen that in order to secure an adequate light source, it is important to supply a stable current that was greater than the current of other light sources. Therefore, appropriate radiation of heat is required to secure the stability and reliability of the system.

• 한국위성정보통신학회논문지
• /
• 제12권4호
• /
• pp.67-71
• /
• 2017

저궤도 인공위성은 전기 에너지 원으로 주로 태양전지 배열기를 사용한다. 태양전지 배열기는 인공위성이 식구간에 들어가면 전기 에너지를 발생시키지 못하므로, 식구간에서는 배터리가 인공위성에 전기 에너지를 공급한다. 또한 태양전지 배열기는 동작 전압에 따라 출력하는 전력이 변하며, 최대 전력을 출력하는 최대전력점이 존재한다. 일광구간에서 태양전지 배열기가 최대전력을 출력하여 위성에 전기 에너지를 공급하고 남은 에너지로 배터리를 충전할 수 있도록 태양전력 조절기기가 필요하다. 태양전력 조절기의 입력에는 태양전지 배열기가 연결되고, 출력에는 배터리가 연결된다. 태양전력 조절기는 안정적인 동작을 위해 2 of 3 Hot Redundant로 동작한다. 즉, 3개의 DC-DC 컨버터가 하나의 태양전력 조절기를 구성하며, 이 DC-DC 컨버터 하나가 고장이 발생하더라도 태양전력 조절기는 안정적으로 동작한다. 본 논문에서는 태양전력 조절기 동작 중 DC-DC 컨버터의 제어기에 고장이 발생한 순간 태양전력 조절기가 어떻게 동작하는지 분석하고, 배터리와 태양전지 배열기에 어떠한 영향을 미치는가에 대하 분석한다.

• JSTS:Journal of Semiconductor Technology and Science
• /
• 제13권4호
• /
• pp.272-281
• /
• 2013

This paper presents low power frequency shift keying (FSK) transmitter using all digital PLL (ADPLL) for smart utility network (SUN). In order to operate at low-power and to integrate a small die area, the ADPLL is adopted in transmitter. The phase noise of the ADPLL is improved by using a fine resolution time to digital converter (TDC) and digitally controlled oscillator (DCO). The FSK transmitter is implemented in $0.18{\mu}m$ 1-poly 6-metal CMOS technology. The die area of the transmitter including ADPLL is $3.5mm^2$. The power consumption of the ADPLL is 12.43 mW. And, the power consumptions of the transmitter are 35.36 mW and 65.57 mW when the output power levels are -1.6 dBm and +12 dBm, respectively. Both of them are supplied by 1.8 V voltage source. The frequency resolution of the TDC is 2.7 ps. The effective DCO frequency resolution with the differential MOS varactor and sigma-delta modulator is 2.5 Hz. The phase noise of the ADPLL output at 1.8 GHz is -121.17 dBc/Hz with a 1 MHz offset.