• Journal of Sensor Science and Technology
• /
• v.32 no.5
• /
• pp.328-333
• /
• 2023

This study experimentally verified the etch rate of the SiO₂ sacrificial layer etching process with a single etch hole using vapor-phase hydrogen fluoride (VHF) etching. To fabricate small-sized polysilicon etch holes, both circular and triangular pattern masks were employed. Etch holes were fabricated in the polysilicon thin film on the SiO₂ sacrificial layer, and VHF etching was performed to release the polysilicon thin film. The lateral etch rate was measured for varying etch hole sizes and sacrificial layer thicknesses. Based on the measured results, we obtained an approximate equation for the etch rate as a function of the etch hole size and sacrificial layer thickness. The etch rates obtained in this study can be utilized to minimize structural damage caused by incomplete or excessive etching in sacrificial layer processes. In addition, the results of this study provide insights for optimizing sacrificial layer etching and properly designing the size and spacing of the etch holes. In the future, further research will be conducted to explore the formation of structures using chemical vapor deposition (CVD) processes to simultaneously seal etch hole and prevent adhesion owing to polysilicon film vibration.

• Journal of the Korean Crystal Growth and Crystal Technology
• /
• v.11 no.3
• /
• pp.106-111
• /
• 2001

The freestanding GaN substrates were grown by hydride vapor phase epitaxy (HVPE) on (0001) sapphire substrate and prepared by using laser induced lift-off. After a mechanical polishing on both Ga and N-surfaces of GaN films with 100$\mu\textrm{m}$ thick, their polarities have been investigated by using chemical etching in phosphoric acid solution, 3 dimensional surface profiler and Auger electron spectroscopy (AES). The composition of the GaN film measured by AES indicted that Ga and N terminated surfaces have the different N/Ga peak ratio of 0.74 and 0.97, respectively. Ga-face and N-face of GaN revealed quite different chemical properties: the polar surfaces corresponding to (0001) plane are resistant to a phosphoric acid etching whereas N-polar surfaces corresponding to(0001) are chemically active.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.59 no.4
• /
• pp.749-753
• /
• 2010

We investigated the haze and the surface roughness of textured Si substrates etched by $XeF_2$ etching system with the etching parameters of $XeF_2$ pressure, etching time, and etching cycle. Here the haze was obtained as a function of wavelength from the measured reflectance. The haze of textured Si substrates was strongly affected by the etching parameter of etching cycle. The surface roughness of textured Si substrates was calculated with the haze and the scalar scattering theory at the wavelength of 800 nm. Then, the surface roughness was compared with that measured by atomic force microscope. The surce roughness obtained by two methods was changed with the similar tendency n terms of $XeF_2$ etching conditions.

• Journal of the Semiconductor & Display Technology
• /
• v.21 no.2
• /
• pp.45-50
• /
• 2022

The etching with high selectivity of silicon dioxide over silicon nitride is essential in semiconductor fabrication, and gas phase etch (GPE) can increase the competitiveness of the selective dielectric etch. In this work, GPE of plasma enhanced chemical vapor deposited SiO₂ was performed, and the effects of process parameters, such as temperature, partial pressure ratio, and gas supply cycle, are investigated in terms of etch rate and within wafer uniformity. Employing multiple regression analysis, the importance of each parameter elements is analyzed.

• Proceedings of the KIEE Conference
• /
• 1995.11a
• /
• pp.603-605
• /
• 1995

We present a novel method. to fabricate surface micromachined structures without their sticking on the substrate. An anhydrous HF/$CH_3OH$ vapor-phase etching (VPE) of sacrificial $SiO_2$ layers was employed to release 0.5-2 {\mu}m$ thick polysilicon cantilevers. The fabricated structures were observed using scanning electron microscope and 3-dimensional optical microscope. The results show that we can successfully make cantilever beams up to 1200{\mu}m$ long without sticking. Annealing effects on residual stress of polysilicon microstructures were also investigated. Anneal ins at 1100$^{\circ}C$ for 1 hour was found to be effective to release the residual stress of the polysilicon microstructures. These VPE and anneal ins techniques will be useful in surface micromachining technologies.

• Bulletin of the Korean Chemical Society
• /
• v.32 no.7
• /
• pp.2227-2232
• /
• 2011

The new metrology, Advanced Poly-silicon Ultra-Trace Profiling (APUTP), was developed for measuring bulk Cu and Ni in heavily boron-doped silicon wafers. A Ni recovery yield of 98.8% and a Cu recovery yield of 96.0% were achieved by optimizing the vapor phase etching and the wafer surface scanning conditions, following capture of Cu and Ni by the poly-silicon layer. A lower limit of detection (LOD) than previous techniques could be achieved using the mixture vapor etching method. This method can be used to indicate the amount of Cu and Ni resulting from bulk contamination in heavily boron-doped silicon wafers during wafer manufacturing. It was found that a higher degree of bulk Ni contamination arose during alkaline etching of heavily boron-doped silicon wafers compared with lightly boron-doped silicon wafers. In addition, it was proven that bulk Cu contamination was easily introduced in the heavily boron-doped silicon wafer by polishing the wafer with a slurry containing Cu in the presence of amine additives.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.24 no.1
• /
• pp.7-11
• /
• 2011

Sapphire substrate was patterned by a selective chemical wet etching technique, and GaN/InGaN structures were grown on this substrate by MOVPE (Metal Organic Vapor Phase Epitaxy). The surface of grown GaN on patterned sapphire substrate (PSS) has good morphology and uniformity. The patterned sapphire substrate LED showed better light output than conventional LED that improvement 50%. We think these results come from enhancement of internal quantum efficiency by decrease of threading dislocation and increase of light extraction efficiency. Also these LED showed more uniform emission distribution in angle than conventional LED.

• Journal of Korean Vacuum Science & Technology
• /
• v.2 no.1
• /
• pp.49-54
• /
• 1998

The effect of deposition paratmeters on the solid-phase crystallization of amorphous silicon films deposited by plasma-enhanced chemical vapor deposition has been investigated by x-ray diffraction. The amorphous silicon films were prepared on Si(100) wafers using SiH4 gas with and without H2 dilution at the substrate temperatures between 12$^{\circ}C$ and 38$0^{\circ}C$. The R. F. powers and the deposition pressures were also varied. After crystallizing at $600^{\circ}C$ for 24h, the films exhibited (111), (220), and (311) x-ray diffraction peaks. The (111) peak intensity increased as the substrate temperature decreased, and the H dilution suppressed the crystallization. Increasing R.F. powers within the limits of etching level and increasing deposition pressures also have enhanced the peak intensity. The peak intensity was closely related to the deposition rate, which may be an indirect indicator of structural disorder in amorphous silicon films. Our results are consistent with the fact that an increase of the structural disorder I amorphous silicon films enhances the grain size in the crystallized films.

• Proceedings of the KIEE Conference
• /
• 1998.07g
• /
• pp.2515-2517
• /
• 1998

The micro fresnel lens(MFL) was modeled and fabricated on a XY-stage electrostatically driven by comb actuator. The modeled MFL was approximated as a step shape with 4-phase and 4-zone plate. The focal length and diameter of the MFL is 20mm and 912${\mu}m$, respectively. The XY-stage suspending the MFL is designed to generate a large static displacement up to about 20${\mu}m$. On SOI substrates, we first fabricated MFL using the RIE(reactive Ion etching) technology and then patterned and etched bulk silicon to make XY-stage. After the fabrication of all structures on top side of the SOI substrates. $Si_3N_4$ was deposited for passivation of all structures using PECVD(plasma enhanced chemical vapor deposition). All the MFL systems width comb drive actuator were released by KOH etching from the bottom side of the SOI wafer using double-sided alignment technique. In fabrication of MFL, a dry etching conditions is established in order to improve surface roughness and to control the etched depth.

• Proceedings of the Korean Society of Precision Engineering Conference
• /
• 1996.11a
• /
• pp.721-725
• /
• 1996

The microfabricated test structures were used in order to evaluate the stress characteristics in films. The test structures were fabricated using surface micromachining technique, including HF vapor phase etching as an effective release method. The fabricated structures were micro strain gauge, cantilever-type vernier gauge and bridge for stress measurement, and cantilever for stress gradient measurement. The strain was measures by observing the deformation of the structures occurred after release etching and the amount of deformation can be detected by micro vernier gauge, which has gauge resolution of 0.2${\mu}{\textrm}{m}$. The detection principles and the degree of precision for the measured strain were also discussed. The characteristics of residual stress in LPCVD polysilicon films were studied using these test structures. The stress gradient due to the stress variation through the film thickness was calculated by measuring the deflection at the cantilever free end.