• Title/Summary/Keyword: V/F converter

Search Result 65, Processing Time 0.023 seconds

A 12-b Asynchronous SAR Type ADC for Bio Signal Detection

  • Lim, Shin-Il;Kim, Jin Woo;Yoon, Kwang-Sub;Lee, Sangmin
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.13 no.2
    • /
    • pp.108-113
    • /
    • 2013
  • This paper describes a low power asynchronous successive approximation register (SAR) type 12b analog-to-digital converter (ADC) for biomedical applications in a 0.35 ${\mu}m$ CMOS technology. The digital-to-analog converter (DAC) uses a capacitive split-arrays consisting of 6-b main array, an attenuation capacitor C and a 5-b sub array for low power consumption and small die area. Moreover, splitting the MSB capacitor into sub-capacitors and an asynchronous SAR reduce power consumption. The measurement results show that the proposed ADC achieved the SNDR of 68.32 dB, the SFDR of 79 dB, and the ENOB (effective number of bits) of 11.05 bits. The measured INL and DNL were 1.9LSB and 1.5LSB, respectively. The power consumption including all the digital circuits is 6.7 ${\mu}W$ at the sampling frequency of 100 KHz under 3.3 V supply voltage and the FoM (figure of merit) is 49 fJ/conversion-step.

PI Controlled Active Front End Super-Lift Converter with Ripple Free DC Link for Three Phase Induction Motor Drives

  • Elangovan, P.;Mohanty, Nalin Kant
    • Journal of Power Electronics
    • /
    • v.16 no.1
    • /
    • pp.190-204
    • /
    • 2016
  • An active front end (AFE) is required for a three-phase induction motor (IM) fed by a voltage source inverter (VSI), because of the increasing need to derive quality current from the utility end without sacrificing the power factor (PF). This study investigates a proportional-plus-integral (PI) controller based AFE topology that uses a super-lift converter (SLC). The significance of the proposed SLC, which converts rectified AC supply to geometrically proceed ripple-free DC supply, is explained. Variations in several power quality parameters in the intended IM drive for 0% and 100% loading conditions are demonstrated. A simulation is conducted by using MATLAB/Simulink software, and a prototype is built with a field programmable gate array (FPGA) Spartan-6 processor. Simulation results are correlated with the experimental results obtained from a 0.5 HP IM drive prototype with speed feedback and a voltage/frequency (V/f) control strategy. The proposed AFE topology using SLC is suitable for three-phase IM drives, considering the supply end PF, the DC-link voltage and current, the total harmonic distortion (THD) in supply current, and the speed response of IM.

Application of A High Voltage Capacitor Charger to Nanosize Powder Production

  • Jeong I.W.;Rim G.H.;Jung Y.H.;Kim K.S.;Lee H.S.
    • Proceedings of the KIPE Conference
    • /
    • 2001.10a
    • /
    • pp.727-730
    • /
    • 2001
  • Electrical wire explosion (EWE) is characterized by great current density and rapid metal heating, which make itself an ideal tool for nano-materials manufacturing technology. The EWE requires a high voltage electric-energy source. In the current experimental set-up a high voltage capacitor is used for the purpose. Hence, a power supply that is capable of charging the capacitor to a target voltage is required. One of the special requirements is the precise controllability of the stored energy level in the capacitor. Through this study a high voltage capacitor charger using a series resonant converter technology has been developed for the production of nanosize powder. A load capacitor of $32{\mu}F$ can be charged up to 20kV by the developed capacitor charger and discharged through a gap switch and a copper wire.

  • PDF

Design of control system for for automobile clutch (자동차 클러치에 대한 제어시스템의 설계)

  • 안양기;윤동한
    • Proceedings of the IEEK Conference
    • /
    • 1998.06a
    • /
    • pp.487-490
    • /
    • 1998
  • During driving an automobile, drivers push the clutch and transmit gear by their feeling. At the automobile which have the manually operated gear box by using apart designed equipment, for get the semi-auto function, a lot of research to realize the system which have passive transmission and automotive transmission has developed. In this paper, basically using one chip .mu.-comcontrolled the clutch of automobile by means of LPF, F/V converter and TR driver circuit which is designed. In the past, it was controlled the motor by operating relay which is int eh output system to control the clutch. This system some noises is made by on and off the relay, lessen the motor speed and causes many error due to consume the large power on driving the motor. In this paper, to solve these problems the output TR is operated by using one chip .mu.-com decrease the electic power consumption and designed the actuator to control the clutch by measns of vacuum.

  • PDF

A Study on the Manufacture of the Continuum Receiver System for Observing Cosmic Radio Waves (우주전파 관측용 연속파 수신시스템 제작에 관한 연구)

  • 서정빈;이창훈;임인성;한석태
    • Journal of the Korean Institute of Telematics and Electronics B
    • /
    • v.31B no.9
    • /
    • pp.67-75
    • /
    • 1994
  • In this paper, we manufactured the continuum receiver system for observing the continuum waves emitted from the continuum sources with using the 14m radio-telescope. The receiving system measures the total power of the continuum sources and consists of DC-amplifier, beam-chopper system. Phase-Locked Loop(PLL) circuit, blanking circuit and its period selection circuit, V/F converter, and counter part which are capable of interfacing with the computer which is used for a data acquisition and making the radio-telescope track the source. We compared the obsevation results which use the existing DVM method with the observation results which use the continuum receiver to measure the total power of the sources. Moreover, by method of beam switching observation which uses newly installed beam chopper system. We can significantly improve the observational efficiency more than the existing position switching observation method.

  • PDF

Fast-Transient Digital LDO Regulator With Binary-Weighted Current Control (이진 가중치 전류 제어 기법을 이용한 고속 응답 디지털 LDO 레귤레이터)

  • Woo, Ki-Chan;Sim, Jae-Hyeon;Kim, Tae-Woo;Hwang, Seon-Kwang;Yang, Byung-Do
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.20 no.6
    • /
    • pp.1154-1162
    • /
    • 2016
  • This paper proposes a fast-transient digital LDO(Low dropout) regulator with binary-weighted current control technique. Conventional digital LDO takes a long time to stabilize the output voltage, because it controls the amount of current step by step, thus ringing problem is generated. Binary-weighted current control technique rapidly stabilizes output voltage by removing the ringing problem. When output voltage reliably reaches the target voltage, It added the FRZ mode(Freeze) to stop the operation of digital LDO. The proposed fast response digital LDO is used with a slow response DC-DC converter in the system which rapidly changes output voltage. The proposed digital controller circuit area was reduced by 56% compared to conventional bidirectional shift register, and the ripple voltage was reduced by 87%. A chip was implemented with a $0.18{\mu}F$ CMOS process. The settling time is $3.1{\mu}F$ and the voltage ripple is 6.2mV when $1{\mu}F$ output capacitor is used.

Design of a Low-Power 8-bit 1-MS/s CMOS Asynchronous SAR ADC for Sensor Node Applications (센서 노드 응용을 위한 저전력 8비트 1MS/s CMOS 비동기 축차근사형 ADC 설계)

  • Jihun Son;Minseok Kim;Jimin Cheon
    • The Journal of Korea Institute of Information, Electronics, and Communication Technology
    • /
    • v.16 no.6
    • /
    • pp.454-464
    • /
    • 2023
  • This paper proposes a low-power 8-bit asynchronous SAR ADC with a sampling rate of 1 MS/s for sensor node applications. The ADC uses bootstrapped switches to improve linearity and applies a VCM-based CDAC switching technique to reduce the power consumption and area of the DAC. Conventional synchronous SAR ADCs that operate in synchronization with an external clock suffer from high power consumption due to the use of a clock faster than the sampling rate, which can be overcome by using an asynchronous SAR ADC structure that handles internal comparisons in an asynchronous manner. In addition, the SAR logic is designed using dynamic logic circuits to reduce the large digital power consumption that occurs in low resolution ADC designs. The proposed ADC was simulated in a 180-nm CMOS process, and at a 1.8 V supply voltage and a sampling rate of 1 MS/s, it consumed 46.06 𝜇W of power, achieved an SNDR of 49.76 dB and an ENOB of 7.9738 bits, and obtained a FoM of 183.2 fJ/conv-step. The simulated DNL and INL are +0.186/-0.157 LSB and +0.111/-0.169 LSB.

Control and Analysis of an Integrated Bidirectional DC/AC and DC/DC Converters for Plug-In Hybrid Electric Vehicle Applications

  • Hegazy, Omar;Van Mierlo, Joeri;Lataire, Philippe
    • Journal of Power Electronics
    • /
    • v.11 no.4
    • /
    • pp.408-417
    • /
    • 2011
  • The plug-in hybrid electric vehicles (PHEVs) are specialized hybrid electric vehicles that have the potential to obtain enough energy for average daily commuting from batteries. The PHEV battery would be recharged from the power grid at home or at work and would thus allow for a reduction in the overall fuel consumption. This paper proposes an integrated power electronics interface for PHEVs, which consists of a novel Eight-Switch Inverter (ESI) and an interleaved DC/DC converter, in order to reduce the cost, the mass and the size of the power electronics unit (PEU) with high performance at any operating mode. In the proposed configuration, a novel Eight-Switch Inverter (ESI) is able to function as a bidirectional single-phase AC/DC battery charger/ vehicle to grid (V2G) and to transfer electrical energy between the DC-link (connected to the battery) and the electric traction system as DC/AC inverter. In addition, a bidirectional-interleaved DC/DC converter with dual-loop controller is proposed for interfacing the ESI to a low-voltage battery pack in order to minimize the ripple of the battery current and to improve the efficiency of the DC system with lower inductor size. To validate the performance of the proposed configuration, the indirect field-oriented control (IFOC) based on particle swarm optimization (PSO) is proposed to optimize the efficiency of the AC drive system in PHEVs. The maximum efficiency of the motor is obtained by the evaluation of optimal rotor flux at any operating point, where the PSO is applied to evaluate the optimal flux. Moreover, an improved AC/DC controller based Proportional-Resonant Control (PRC) is proposed in order to reduce the THD of the input current in charger/V2G modes. The proposed configuration is analyzed and its performance is validated using simulated results obtained in MATLAB/ SIMULINK. Furthermore, it is experimentally validated with results obtained from the prototypes that have been developed and built in the laboratory based on TMS320F2808 DSP.

Development of a Flywheel Energy Storage System using Superconducting Magnetic Bearing (초전도 플라이휠 에너지 저장시스템 개발)

  • 정환명;연제욱;최재호;고창섭
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.4 no.5
    • /
    • pp.433-441
    • /
    • 1999
  • This paper presents a S-FES(Superconducting magnetic becuing Flywheel Energy Storage System) for the p purpose of replacing battery used to store the energy. Especially, the design elements of FES, such as the b beming, wheel mateηaI, and power converter, etc., are described. The design and manufacturing techniques of t the controllable IXlwer converter are proposed to generate the sinusoidal output current in the high speed operation and to get the const빠synchronous motor with halbach cuTay of high coesive I\d-Fe-B permanent magnet is used as the driver of F FES. The proposed S-FES system shows the stable rotation characteristics at high speed range about l 10,000[rpm]. To verify the validity of proposed system, the comparative study with the conventional ball b beming s~rstem is proceeded and it is well confirmed with the result of the lower friction losses of S-FES S system.

  • PDF

A Study on the Telemetric Measuring System of the Underwater Information (수중정보의 원격계측시스템에 관한 연구)

  • 신형일
    • Journal of the Korean Society of Fisheries and Ocean Technology
    • /
    • v.24 no.1
    • /
    • pp.7-11
    • /
    • 1988
  • This Paper describes technique for the design of system for telemetering the water temperature at sea. This telemetering device adopts FM-FM system, and its main carrier wave is 146.2MHz. The transmission power is about 1W, and the available distance of transmission is 2km. The telemetering time for the transmission and pause is controlled automatically by the CMOS programmable timer. The water temperature is measured by the electronic thermometer, it is varied by V-F converter which is built to a linear voltage controlled oscillator. The results of the experiment at the place where the receiver is off 2km from the transmitter, the water temperature measured with the mercury thermometer well agree with that of the telemetering device.

  • PDF