• Proceedings of the Korea Concrete Institute Conference
• /
• 2006.11a
• /
• pp.801-804
• /
• 2006

Polycarboxylate type superplasticizers(PC) have got widely used for making not only high performance concrete but low grade concrete as well. It is known that fluidity of cement with PC is affected by the characteristics of cement especially sulphate ion concentration and hydration activity. But the characteristics of PC also affect the fluidity. The fluidity of cement mortar with various types of PC was measured and critical dosage(CD) and dispersing ability(DA) was calculated. CD and DA is strongly dependent on the type of PC. And the variation of fluidity on time was affected by the type of PC also. So, it is advisable to investigate the property of PC before production of concrete and adjust it to meet the requirements of concrete depending on the materials, the time of transport and so on.

• Proceedings of the Korean Fiber Society Conference
• /
• 1996.10a
• /
• pp.117-123
• /
• 1996

Cabon fiber of general purpose was prepared from coal tar pitch modified with 10% benzoquinine(BQ) at 380C for 3 hours. Such a modified pitch raised the softening of the pitch from 85C to 271C at the yield of 40%. The modified pitch was spun smoothly at a rate of 480m/min into a fiber of 20um diameter. The fiber was stabilized stepwise at 236C (5C/min) and 312C (1C/min) for 3 hours each. Both carbonized and graphitized fibers exhibited tensile strength of 570MPa which appears large enough as a precursor for active carbon fiber. The activated carbon fiber prepared exhibited relatively high surface area of 2062m2/g at 76% burn-off and rather narrow distribution pore size of 20A.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.60 no.2
• /
• pp.315-319
• /
• 2011

A switched-capacitor cyclic DAC scheme with mismatch compensation of capacitors is designed. In cyclic DAC, a little error between two capacitors is accumulated every cycle. As a result, the accumulated error influences the final analog output which is wrong data. Therefore, a mismatch compensation technique was proposed and the error can be effectively reduced, which alleviates the matching requirement. In order to verify the operation of the proposed DAC, an 8-bit switched-capacitor cyclic DAC is designed through HSPICE simulation and implemented through magna 0.18um standard CMOS process.

• Proceedings of the KIEE Conference
• /
• 2003.11c
• /
• pp.361-364
• /
• 2003

In this paper, a high-resolution multibit sigma-delta modulator implemented in a.0.35-um CMOS technology is introduced. This modulator consists of two switched capacitor integrators, 3-bits A/D converter, and 3-bits D/A converter For the verification of the internal function blocks, HSPICE simulator is used. This circuit is normally operated at 130 MHz clock and the total power dissapation is 70 mW.

• Proceedings of the Korean Society of Plant Biotechnology Conference
• /
• 2006.06a
• /
• pp.41-42
• /
• 2006

• Proceedings of the KSR Conference
• /
• 2009.05b
• /
• pp.351-355
• /
• 2009

There are two types of controller between railway and train. those are the Continuous Message Controller and the Intermittent Message Controller using for KHSR. The conventional Intermittent Message Controller board used a variable resister for setting the phase, but the variable resister affected some environmental facts, such as temperature, humidity, and vibration, etc. And It is requirement of reduction message processing time for speed-up operation in Next-Generation High-Speed Rail. This study suggests how to solve the problem described above. Using FPGA is quite profitable. It's easy to use and maintain, flexible with the New algorithm to fix up the problem.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2014.05a
• /
• pp.121-123
• /
• 2014

최근 빅데이터의 등장으로 그에 따른 활용이 굉장히 광범위 해지고 있다. 빅데이터를 기반으로 한 행정자치 및 교통통제 서비스가 사용되고 있으며 앞으로도 빅데이터를 활용한 많은 서비스들을 사용할 수 있을 것이다. 이에 본 논문에서는 20대들이 자주 찾는 매장의 판매 데이터나 온라인 쇼핑몰의 검색 및 조회 순 등의 빅데이터를 정의하고 이를 활용한 20대 패션 트렌드 분석 방법을 제안하고 최적의 상품 진열 방법 등을 제시하여 판매율을 제고시키고자 한다.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.43 no.9 s.351
• /
• pp.23-30
• /
• 2006

This paper presents a design of a high-efficiency CMOS DC-DC boost converter using a current-sensing feedback method. High-precision current-sensing circuity is incorporated in order to sense the current flowing in the inductor, which determines the switching scheme of the pulse-width modulation. The external components or large chip area for the frequency compensation can be avoided while maintaining the stable operations of the converter. Various input/output voltage levels can be available through the external resistor strings. The designed DC-DC converter is fabricated in a 0.18-um CMOS technology with a thick-gate oxide option. The converter shows the maximum efficiency over 90% for the output voltage of 3.3V and load current larger than 200mA. The load regulation is 1.15% for the load current change of 100mA.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.46 no.8
• /
• pp.79-85
• /
• 2009

In this paper, an accurate current reference using temperature and process compensation current mirror (TPC-CM) is proposed. The temperature independent reference current is generated by summing a proportional to absolute temperature (PTAT) current and a complementary to absolute temperature (CTAT) current. However, the temperature coefficient and magnitude of the reference current are influenced by the process variation. To calibrate the process variation, the proposed TPC-CM uses two binary weighted current mirrors which control the temperature coefficient and magnitude of the reference current. After the PTAT and CTAT current is measured, the switch codes of the TPC-CM is fixed in order that the magnitude of reference current is independent to temperature. And, the codes are stored in the non-volatile memory. In the simulation, the effect of the process variation is reduced to 0.52% from 19.7% after the calibration using a TPC-CM in chip-by-chip. A current reference chip is fabricated with a 3.3V 0.35um CMOS process. The measured calibrated reference current has 0.42% variation for $20^{\circ}$C${\sim}$100$^{\circ}$C.

• Journal of Nuclear Fuel Cycle and Waste Technology(JNFCWT)
• /
• v.3 no.1
• /
• pp.17-21
• /
• 2005

Shielded laser ablation system composed of laser system, image analyser, XYZ translator with motion controller, ablation chamber, manipulator and various optics was designed. Nd:YAG laser which can be tunable from 1064 nm to 266 m was selected as light source. CCD camera(< $\pm$200) was chosen to analyze a crater less than 50 un in diameter. XYZ translator was composed of three linear stage which can travel 50 w with a minimum movement of 1 um and motion controller. Before the performance test, each part of system was optically aligned. To perform the ablation test, the specimen was ablated by 50 um interval and observed by image analyser The shape of crater was almost round, indicating laser beam has homogeneous energy distribution. The resolution and magnification of image system were compatible with the design.