• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.30 no.10A
• /
• pp.971-978
• /
• 2005

In this paper, we design and fabricate a VCO(Voltage Controlled Oscillator) for radar detector of X/K/Ka band using frequency multiplier. The existing VCO operated in radar detector have many Problems such as narrow bandwidth, slow frequency variable rate, unstable of production due to high frequency. So we design and fabricate a VCO improved such problems using frequency multiplier. As a result of measure, investigated frequency multiple VCO show its output power 3.64 dBm at multiplied operating frequency 11.27 GHz and have wide frequency tuning range of 660 MHz by controlled voltage 0V to 4.50 V applied diode. And also its phase noise is -104.0 dEc at 1 MHz offset frequency so we obtain suitable performance for commercial use.

• Journal of the Institute of Electronics and Information Engineers
• /
• v.53 no.12
• /
• pp.57-63
• /
• 2016

This paper describes implementation of the RF frequency synthesizer with $0.18{\mu}m$ silicon CMOS technology being used as an application of the IEEE802.15.4g SUN sensor node transceiver modules. Design of the each module like VCO, prescaler, 1/N divider, ${\Delta}-{\Sigma}$ modulator, and common circuits of the PLL has been optimized to obtain high speed and low noise performance. Especially, the VCO has been designed with NP core structure and 13 steps cap-bank to get high speed, low noise, and wide band tuning range. The output frequencies of the implemented synthesizer is 1483MHz~2017MHz, the phase noise of the synthesizer is -98.63dBc/Hz at 100KHz offset and -122.05dBc/Hz at 1MHz offset.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.40 no.9
• /
• pp.666-672
• /
• 2003

In this paper, we described the fabrication and the performance of wavelength tunable distributed bragg reflector (DBR) laser diode (LD), having different waveguide coupling mechanisms; integrated-twin-guide (ITG) DBR-LD and butt coupled (BT) DBR-LD. This deviceis fabricated by metal organic vapor phase epitaxy (MOVPE) growth and planar buried heterostructure (PBH)-type transverse current confinement structure. The result of measurement, the optical performance of BT-DBR-LD is better over 2 times than that of ITG-DBR-LD at the variation of threshold current and output power, and slop efficiency due to the higher coupling efficiency of the butt coupled structure than the integrated twin guide structure. The maximum wavelength tuning range is about 7.2nm for ITG DBR-LD and 7.4nm for BT DBR-LD. Both types of lasers have a very high yield of single mode operation with a side-mode suppression ratio of more than 35dB.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.39 no.7
• /
• pp.7-15
• /
• 2002

The digital DBS tuner is designed and implemented in a CMOS process using a direct-conversion architecture that offers a high degree of integration. To generate mathched LO I/Q quadrature signals covering the total input frequency range, a fully integrated ring oscillator is employed. And, to decrease a high level of phase noise of the ring oscillator, a frequency synthesizer is designed using a double loop strucure. This paper proposes and verifies a band selective loop for fast frequency switching time of the double loop frequency synthesizer. The down-conversion mixer with source follower input stages is used for low voltage operation. An experiment implementation of the frequency synthesizer and mixer with integrated a 0.25um CMOS process achieves a switching time of 600us when frequency changes from 950 to 2150MHz. And, the experiment results show a quadrature amplitude mismatch of max. 0.06dB and a quadrature phase mismathc of max. >$3.4^{\circ}$.

• Transactions of the Korean Society of Mechanical Engineers B
• /
• v.32 no.11
• /
• pp.824-831
• /
• 2008

We present a continuous size-dependent particle separator using a negative dielectrophoretic (DEP) virtual pillar array. Two major problems in the previous size-dependent particle separators include the particle clogging in the mechanical sieving structures and the fixed range of separable particle sizes. The present particle separator uses the virtual pillar array generated by negative DEP force instead of the mechanical pillar array, thus eliminating the clogging problems. It is also possible to adjust the size of separable particles since the size of virtual pillars is a function of a particle diameter and applied voltage. At an applied voltage of 500 kHz $10\;V_{rms}$ (root mean sqaure voltage) sinusidal wave and a flow rate of $0.40\;{\mu}l\;min^{-1}$, we separate $5.7\;{\mu}m$-, $8.0\;{\mu}m$-, $10.5\;{\mu}m$-, and $11.9\;{\mu}m$-diameter polystyrene (PS) beads with separation purity of 95%, 92%, 50%, and 63%, respectively. The $10.5\;{\mu}m$- and $11.9\;{\mu}m$-diameter PS beads have relatively low separation purity of 50% and 63%. However, at an applied voltage of $8\;V_{rms}$, we separate $11.9\;{\mu}m$-diameter PS beads with separation purity over 99%. Therefore, the present particle separator achieves clog-free size-dependent particle separation, which is capable of size tuning of separable particles.

• IEMEK Journal of Embedded Systems and Applications
• /
• v.12 no.4
• /
• pp.247-258
• /
• 2017

Since 2016 when the regulations related to vehicle structure and device modification were drastically revised, the car tuning market has been growing rapidly. Particularly, many drivers are showing interest in changing the interior and exterior according to their preference, or improving the specifications of their cars by changing the engine and powertrain, among others. Also, as the initial engine settings such as horse power and torque of the vehicle are made for stable driving of the vehicle, it is possible to change the engine performance, via Engine Control Unit (ECU) mapping, to the driver's preference. However, traditionally, ECU mapping could be only performed by professional car engineers and the settings were also decided by them. Therefore, this study proposed a system that collects data related to the driver's driving habits for a certain period and sends them to a cloud server in order to analyze them and recommend ECU mapping values. The traditional mapping method only aimed to improve the car's performance and, therefore, if the changes were not compatible with the driver's driving habits, could cause problems such as incomplete combustion or low fuel efficiency. However, the proposed system allows drivers to set legally permitted ECU mapping based on analysis of their driving habits, and, therefore, different drivers can set it differently according to the vehicle specifications and driving habits. As a result, the system can optimize the car performance by improving output, fuel efficiency, etc. within the range that is legally permitted.

• Journal of Digital Convergence
• /
• v.13 no.4
• /
• pp.205-210
• /
• 2015

The auto industry has significantly evolved to the extent that much attention is paid to M2M (Machine-to-Machine) communication. In M2M communication which was first used in meteorology, environment, logistics, national defense, agriculture and stockbreeding, devices automatically communicate and operate in accordance with varying situations. M2M system is applied to vehicles, specifically to device-to-device communication inside cars, vehicle-to-vehicle communication, communication between vehicles and traffic facilities and that between vehicles and surroundings. However, communication systems are characterized by potential intruders' attacks in transmission sections, which may cause serious safety problems if vehicles' operating system, control system and engine control parts are attacked. Thus, device-to-device secure communication has been actively researched. With a view to secure communication between vehicular devices, the present study drew on hash functions and complex mathematical formulae to design a protocol, which was then tested with Casper/FDR, a tool for formal verification of protocols. In brief, the proposed protocol proved to operate safely against a range of attacks and be effective in practical application.

• Journal of the Optical Society of Korea
• /
• v.14 no.4
• /
• pp.395-402
• /
• 2010

This study reports a portable and precision photonic biosensor reader that can measure the concentration of a particular antigen using an optical resonant reflection biosensor (ORRB). To create a compact biosensor reader, a compact tunable vertical-cavity surface-emitting laser (VCSEL) and a compact built-in wavelength meter were manufactured. The wavelength stability and accuracy of the compact built-in wavelength meter were measured to be less than 0.02 nm and 0.06 nm, respectively. The tunable VCSEL emission wavelength was measured with the compact built-in wavelength meter, it has a fast sweep time (~ 10 seconds) and a wide tuning range (> 4 nm) that are sufficient for biosensor applications based on ORRB. The reflection spectrum of a plastic based ORRB chip was measured by the fabricated portable photonic biosensor reader using the VCSEL and wavelength meter. Although the reader is the size of a palmtop device, it could make a precise measurement of the peak wavelength on equal terms with a conventional bulky optical spectrometer.

• Journal of the Institute of Electronics Engineers of Korea TC
• /
• v.46 no.11
• /
• pp.56-60
• /
• 2009

In this paper, a novel voltage controlled oscillator (VCO) has been presented by using the microstrip square multiple spiral resonator for reducing the phase noise of VCO. The microstrip multiple square resonator has the large coupling coefficient value, which makes a high Q value, and has reduced phase noise of VCO. The VCO with 1.8 V power supply has phase noise of -115.0~-117.34 dBc/Hz @100 kHz in the tuning range, 8.935~9.4 GHz. When it has been compared with microstrip square multiple spiral resonator and coventional spiral resonator, the reduced Q value has been -32.7 dB and -57.6 dB respectively. This low phase noise VCO could ve available to a VCO in X-band.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.46 no.5
• /
• pp.49-54
• /
• 2009

This paper describes implementation of the 1.9GHz RF frequency synthesizer with $0.18{\mu}m$ silicon CMOS technology being used as an application of the USN sensor node transceiver modules. To get good performance of speed and noise, design of the each module like VCO, prescaler, 1/N divider, fractional divider with ${\Sigma }-{\Delta}$ modulator, and common circuits of the PLL has been optimized. Especially to get good performance of speed, power consumption, and wide tuning range, N-P MOS core structure has been used in design of the VCO. The chip area including pads for testing is $1.2{\times}0.7mm^2$, and the chip area only core for IP in SoC is $1.1{\times}0.4mm^2$. The test results show that there is no special spurs except -63.06dB of the 6MHz reference spurs in the PLL circuitry. There is good phase noise performance like -116.17dBc/Hz in 1MHz offset frequency.