• Title/Summary/Keyword: Trap charge

Search Result 221, Processing Time 0.036 seconds

Nanoscale NAND SONOS memory devices including a Seperated double-gate FinFET structure

  • Kim, Hyun-Joo;Kim, Kyeong-Rok;Kwack, Kae-Dal
    • Journal of Applied Reliability
    • /
    • v.10 no.1
    • /
    • pp.65-71
    • /
    • 2010
  • NAND-type SONOS with a separated double-gate FinFET structure (SDF-Fin SONOS) flash memory devices are proposed to reduce the unit cell size of the memory device and increase the memory density in comparison with conventional non volatile memory devices. The proposed memory device consists of a pair of control gates separated along the direction of the Fin width. There are two unique alternative technologies in this study. One is a channel doping method and the other is an oxide thickness variation method, which are used to operate the SDF-Fin SONOS memory device as two-bit. The fabrication processes and the device characteristics are simulated by using technology comuter-adided(TCAD). The simulation results indicate that the charge trap probability depends on the different channel doping concentration and the tunneling oxide thickness. The proposed SDG-Fin SONOS memory devices hold promise for potential application.

High Quality Vertical Silicon Channel by Laser-Induced Epitaxial Growth for Nanoscale Memory Integration

  • Son, Yong-Hoon;Baik, Seung Jae;Kang, Myounggon;Hwang, Kihyun;Yoon, Euijoon
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.14 no.2
    • /
    • pp.169-174
    • /
    • 2014
  • As a versatile processing method for nanoscale memory integration, laser-induced epitaxial growth is proposed for the fabrication of vertical Si channel (VSC) transistor. The fabricated VSC transistor with 80 nm gate length and 130 nm pillar diameter exhibited field effect mobility of $300cm^2/Vs$, which guarantees "device quality". In addition, we have shown that this VSC transistor provides memory operations with a memory window of 700 mV, and moreover, the memory window further increases by employing charge trap dielectrics in our VSC transistor. Our proposed processing method and device structure would provide a promising route for the further scaling of state-of-the-art memory technology.

The electrical property of $\alpha-Fe_{2}O_{3}$ containing small amounts of added titanium from DLTS (DLTS법에 의한 $\alpha-Fe_{2}O_{3}$ - $TiO_2$ 계 산화물의 전기적 특성)

  • Kang, H.B.;Choi, B.K.;Sung, Y.K.
    • Proceedings of the KIEE Conference
    • /
    • 1989.11a
    • /
    • pp.83-86
    • /
    • 1989
  • Electrical conductivity, I - V and DLTS have been measured on polycrystalline samples of $\alpha-Fe_{2}O_{3}$ containing small deviation from stoichiometry and small amounts of added titanium. DLTS (Deep Level Transient Spectroscopy) in the current transient mode has been applied to the measurement of the trap density at the grain boundary. Titanium enters the $\alpha-Fe_{2}O_{3}$ lattice substitutionally as $Ti^{4+}$, thus producing an $Fe^{2+}$ and maintaining the average charge per cation at three. The $Fe^{2+}$acts as a donor center with respect to the surrounding $Fe^{3+}$ions.

  • PDF

Electrical Conduction and Resistance Switching Mechanisms of Ag/ZnO/Ti Structure

  • Nguyen, Trung Do;Pham, Kim Ngoc;Tran, Vinh Cao;TuanNguyen, Duy Anh;Phan, Bach Thang
    • Journal of IKEEE
    • /
    • v.17 no.3
    • /
    • pp.229-233
    • /
    • 2013
  • We investigated electrical conduction and resistance switching behavior of the Ag/ZnO/Ti structures for random access memory devices. These films were prepared on glass substrate by dc sputtering technique at room temperature. The resistance switching follows unipolar switching mode with small switching voltages (0.4 V - 0.6 V). Two electrical conduction mechanisms dominating the LRS and HRS are Ohmic and trap-controlled space charge limited current, respectively. These both conductions are consistent with the filamentary model. Based on the filamentary model, the switching mechanism was also interpreted.

multi-stack gate dielectric 구조를 통한 LTPS TFT 특성

  • Baek, Gyeong-Hyeon;Jeong, Seong-Uk;Jang, Gyeong-Su;Park, Hyeong-Sik;Lee, Won-Baek;Yu, Gyeong-Yeol;Lee, Jun-Sin
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2010.08a
    • /
    • pp.200-200
    • /
    • 2010
  • 이 논문에서는 field-effect mobility를 향상시키기 위해 triple-layer (SiNx/SiO2/SiOxNy stack 구조)를 gate dielectric material 로 LTPS TFTs에 적용하였다. 이는 플라즈마 처리 기법과 적층구조의 효과적인 in-situ 공정을 이용하여 interface trap과 mobile charge를 낮추어 높은 이동도의 결과를 생각하고 실험하였다. 실험은 SiO2 gatedielectric과 triple-gate dielectric의 C-V curve를 1 MHz의 주파수에서 측정하였다. 또한 Transfer characteristics를 single SiO2 gatedielectric과 triple-gate dielectric of SiNx/SiO2/SiOxNy를 STA 장비를 이용해 측정하였다. 위의 측정을 통해 threshold voltage, mobility, subtheshold swing, driving current, ON/OFF current ratio를 비교 분석하였다.

  • PDF

Luminescent and Electrical Characterization of ZnS:Tb Thin-Film Electroluminescent Devices Using Multilayered Insulators

  • Kim, Yong-Shin;Kang, Jung-Sook;Yun, Sun-Jin
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2000.01a
    • /
    • pp.37-38
    • /
    • 2000
  • The ZnS:Tb thin-film electroluminescent devices were grown by atomic layer deposition with utilizing single-layer aluminum oxide and/or multilayered tantalum aluminum oxide, $Ta_xAl_yO$, as upper and lower insulating layers. These devices were investigated in terms of the luminescent and electrical characteristics. From this analysis, the devices using the $Ta_xAl_yO$ instead of $Al_2O_3$ were observed to have a lower threshold voltage for emission due to the higher relative dielectric constant of $Ta_xAl_yO$ insulators than that of the $Al_2O_3$ device. And there was a large amount of dynamic space charge generation in the phosphor of the device with the $Ta_xAl_yO$ insulators seemingly due to electron multiplication such as trap ionization.

  • PDF

Investigation on the Micro-photoluminescence of ZnO Thin Films Grown by Pulsed Laser Deposition (펄스 레이져 증착법으로 성장한 ZnO 박막의 마이크로 PL 특성 분석)

  • Lee, Deuk-Hee;Leem, Jae-Hyeon;Kim, Sang-Sig;Lee, Sang-Yeol
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.22 no.9
    • /
    • pp.756-759
    • /
    • 2009
  • We described the growth of undoped ZnO thin films and their optical properties changing with a various growth temperature. The undoped ZnO thin films were grown on $c-Al_2O_3$ substrates using pulsed laser deposition (PLD) at room temperature, 200, 400, and $600^{\circ}C$, respectively. Field emission microscopy (FE-SEM) measurements showed that the grain size of undoped ZnO thin films are increasing as a increase of growth temperature. In addition, we were investigated that the structural and optical properties of undoped ZnO thin films by x-ray diffraction (XRD) and photoluminescence (PL) studied. Also, we could confirmed that the exciton luminescence was strongly related to charge trap by grain boundary of the samples using micro-PL measurement.

Numerical Modeling and Simulations of Electrical Characteristics of Multi-layer Organic Light Emitting Diodes

  • Lee, Hyun-Jung;Lee, Yong-Soo;Park, Jae-Hoon;Choi, Jong-Sun
    • Journal of Information Display
    • /
    • v.8 no.3
    • /
    • pp.11-16
    • /
    • 2007
  • Theoretical simulations of spatial distribution of charge carriers and recombination rate, and J-V characteristics of the multi-layer organic light emitting diodes are carried out. Drift-diffusion current transport, field-dependent carrier mobility, exponential and Gaussian trap distribution, and Langevin recombination models are included in this computer model. The simulated results show good agreement with the experimental data confirming the validity of the physical models for organic light emitting diodes.

Charge retention characteristics of silicon nanocrystals embedded in $SiN_x$ layer for non-volatile memory devices (비휘발성 메모리를 위한 실리콘 나노 결정립을 가지는 실리콘 질화막의 전하 유지 특성)

  • Koo, Hyun-Mo;Huh, Chul;Sung, Gun-Yong;Cho, Won-Ju
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2007.06a
    • /
    • pp.101-101
    • /
    • 2007
  • We fabricated floating gate non-volatile memory devices with Si nanocrystals embedded in $SiN_x$ layer to achieve higher trap density. The average size of Si nanocrystals embedded in $SiN_x$ layer was ranging from 3 nm to 5 nm. The MOS capacitor and MOSFET devices with Si nanocrystals embedded in $SiN_x$ layer were analyzed the charging effects as a function of Si nanocrystals size.

  • PDF

A GIS Based Decision Support System for Prospects Screening and Evaluation

  • Yanqing, Yu;Xincai, Wu;Ge, Zhang;Xiaoming, Luo;Feng, Li
    • Proceedings of the KSRS Conference
    • /
    • 2003.11a
    • /
    • pp.310-312
    • /
    • 2003
  • This paper discusses a GIS based decision support system that provides functions of prospect screening and evaluation in both technical aspects (Volume, structure, trap, reservoir and charge, etc.) and economic aspects (Net present value, Profit / investment Ratio, etc.). The decision support system has been tested in a virtual offshore exploration prospect to facilitate and improve the decision making process. The study represents a test bed for decision makers at all levels to establish prospect screening and evaluation guidelines that may be applicable to other related prospect investment issues.

  • PDF