• Title/Summary/Keyword: Top oxide

Search Result 310, Processing Time 0.03 seconds

The electrical conduction characteristics of the multi-dielectric silicon layer (실리콘 다층절연막의 전기전도 특성)

  • 정윤해;한원열;박영걸
    • Electrical & Electronic Materials
    • /
    • v.7 no.2
    • /
    • pp.145-151
    • /
    • 1994
  • The multi-dielectric layer SiOz/Si3N4/SiO2(ONO) is used to scale down the memory device. In this paper, the change of composition in ONO layer due to the process condition and the conduction mechanism are observed. The composition of the oxide film grown through the oxidation of nitride film is analyzed using auger electron spectroscopy(AES). AES results show that oxygen concentration increases at the interface between oxide and nitride layers as the thickness -of the top oxide layer increases. Results of I-V measurement show that the insulating properties improve as the thickness of the top oxide layer increases. But when the thickness of the nitride layer decreases below 63.angs, insulating peoperties of film 28.angs. of top oxide and film 35.angs. turn over showing that insulating property of film 28.angs. of top oxide is better than that of film 35.angs. of top oxide. This phenomenon of turn over is thought as the result of generation of surface state due to oxygen flow into nitride during oxidation process. As the thickness of the top oxide and nitride increases, the electrical breakdown field increases, but when the thickness of top oxide reaches 35.angs, the same phenomenon of turn over occurs. Optimum film thickness for scaled multi-layer dielectric of memory device SONOS is estimated to be 63.angs. of nitride layer and 28.angs. of top oxide layer. In this case, maximum electrical breakdown field and leakage current are 18.5[MV/cm] and $8{\times}{10^-12}$[A], respectively.

  • PDF

High-Performance, Fully-Transparent and Top-Gated Oxide Thin-Film Transistor with High-k Gate Dielectric

  • Hwang, Yeong-Hyeon;Cho, Won-Ju
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2014.02a
    • /
    • pp.276-276
    • /
    • 2014
  • High-performance, fully-transparent, and top-gated oxide thin-film transistor (TFT) was successfully fabricated with Ta2O5 high-k gate dielectric on a glass substrate. Through a self-passivation with the gate dielectric and top electrode, the top-gated oxide TFT was not affected from H2O and O2 causing the electrical instability. Heat-treated InSnO (ITO) was used as the top and source/drain electrode with a low resistance and a transparent property in visible region. A InGaZnO (IGZO) thin-film was used as a active channel with a broad optical bandgap of 3.72 eV and transparent property. In addition, using a X-ray diffraction, amorphous phase of IGZO thin-film was observed until it was heat-treated at 500 oC. The fabricated device was demonstrated that an applied electric field efficiently controlled electron transfer in the IGZO active channel using the Ta2O5 gate dielectric. With the transparent ITO electrodes and IGZO active channel, the fabricated oxide TFT on a glass substrate showed optical transparency and high carrier mobility. These results expected that the top-gated oxide TFT with the high-k gate dielectric accelerates the realization of presence of fully-transparent electronics.

  • PDF

Relation of Oxide Thickness and DIBL for Asymmetric Double Gate MOSFET (비대칭 이중게이트 MOSFET에서 산화막 두께와 DIBL의 관계)

  • Jung, Hakkee
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.20 no.4
    • /
    • pp.799-804
    • /
    • 2016
  • To analyze the phenomenon of drain induced barrier lowering(DIBL) for top and bottom gate oxide thickness of asymmetric double gate MOSFET, the deviation of threshold voltage is investigated for drain voltage to have an effect on barrier height. The asymmetric double gate MOSFET has the characteristic to be able to fabricate differently top and bottom gate oxide thickness. DIBL is, therefore, analyzed for the change of top and bottom gate oxide thickness in this study, using the analytical potential distribution derived from Poisson equation. As a results, DIBL is greatly influenced by top and bottom gate oxide thickness. DIBL is linearly decreased in case top and bottom gate oxide thickness become smaller. The relation of channel length and DIBL is nonlinear. Top gate oxide thickness more influenced on DIBL than bottom gate oxide thickness in the case of high doping concentration in channel.

A study on the electrical switching properties of oxide metal (산화금속의 전기적 스위칭 특성 연구)

  • Choi, Sung-Jai;Lee, Won-Sik
    • The Journal of the Institute of Internet, Broadcasting and Communication
    • /
    • v.9 no.3
    • /
    • pp.173-178
    • /
    • 2009
  • We have investigated the electrical properties of oxide metal thin film device. The device has been fabricated top-top electrode structure and its transport properties are measured in order to study the resistance change. Electrical properties with linear voltage sweep on a electrodes are used to show the variation of resistance of oxide metal thin film device. Fabricated oxide metal thin film device with MIM structure is changed from a low conductive Off-state to a high conductive On-state by the external linear voltage sweep. The $Si/SiO_2/MgO$ device is switched from a high resistance state to a low resistance state by forming. Consequently, we believe oxide metal is a promising material for a next-generation nonvolatile memory and other electrical applications.

  • PDF

Relationship of Threshold Voltage Roll-off and Gate Oxide Thickness in Asymmetric Junctionless Double Gate MOSFET (비대칭형 무접합 이중게이트 MOSFET에서 산화막 두께와 문턱전압이동 관계)

  • Jung, Hakkee
    • Journal of IKEEE
    • /
    • v.24 no.1
    • /
    • pp.194-199
    • /
    • 2020
  • The threshold voltage roll-off for an asymmetric junctionless double gate MOSFET is analyzed according to the top and bottom gate oxide thicknesses. In the asymmetric structure, the top and bottom gate oxide thicknesses can be made differently, so that the top and bottom oxide thicknesses can be adjusted to reduce the leakage current that may occur in the top gate while keeping the threshold voltage roll-off constant. An analytical threshold voltage model is presented, and this model is in good agreement with the 2D simulation value. As a result, if the thickness of the bottom gate oxide film is decreased while maintaining a constant threshold voltage roll-off, the top gate oxide film thickness can be increased, and the leakage current that may occur in the top gate can be reduced. Especially, it is observed that the increase of the bottom gate oxide thickness does not affect the threshold voltage roll-off.

Aluminum Based Oxide/Metal/Oxide Structures for the Application in Transparent Electrodes (알루미늄 기반 Oxide/Metal/Oxide 구조의 투명전극 적용성 기초 연구)

  • Kim, Daekyun;Choi, Dooho
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.31 no.7
    • /
    • pp.481-485
    • /
    • 2018
  • In this study, oxide/metal/oxide-type transparent electrodes based on Al and ZnO were investigated. Thin films of these materials were sputter-deposited at room temperature. To evaluate the thickness dependence of the oxide layers, the top and bottom ZnO layers were varied in the range of 5~80 nm and 2.5~20 nm, respectively. When the thicknesses of the top and bottom ZnO layers were fixed at 30 nm and 2.5 nm, a maximum transmitance of 66% and sheet resistance of $16.5{\Omega}/{\square}$ were achieved, which is significantly improved compared with the Al layer without top and bottom ZnO layers showing a maximum transmitance of 44.3% and sheet resistance of $44{\Omega}/{\square}$.

Influence of Ratio of Top and Bottom Oxide Thickness on Subthreshold Swing for Asymmetric Double Gate MOSFET (비대칭 이중게이트 MOSFET에서 상단과 하단 산화막 두께비가 문턱전압이하 스윙에 미치는 영향)

  • Jung, Hakkee
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.20 no.3
    • /
    • pp.571-576
    • /
    • 2016
  • Asymmetric double gate(DG) MOSFET has the different top and bottom gate oxides thicknesses. It is analyzed the deviation of subthreshold swing(SS) and conduction path for the ratio of top and bottom gate oxide thickness of asymmetric DGMOSFET. SS varied along with conduction path, and conduction path varied with top and bottom gate oxide thickness. The asymmetric DGMOSFET became valuable device to reduce the short channel effects like degradation of SS. SSs were obtained from analytical potential distribution by Poisson's equation, and it was analyzed how the ratio of top and bottom oxide thickness influenced on conduction path and SS. SSs and conduction path were greatly influenced by the ratio of top and bottom gate oxide thickness. Bottom gate voltage cause significant influence on SS, and SS are changed with a range of 200 mV/dec for $0<t_{ox2}/t_{ox1}<5$ under bottom voltage of 0.7 V.

Analysis on Subthreshold Swing of Asymmetric Junctionless Double Gate MOSFET for Parameters for Gaussian Function (가우스 함수의 파라미터에 따른 비대칭형 무접합 이중 게이트 MOSFET의 문턱전압 이하 스윙 분석)

  • Jung, Hakkee
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.35 no.3
    • /
    • pp.255-263
    • /
    • 2022
  • The subthreshold swing (SS) of an asymmetric junctionless double gate (AJLDG) MOSFET is analyzed by the use of Gaussian function. In the asymmetric structure, the thickness of the top/bottom oxide film and the flat-band voltages of top gate (Vfbf) and bottom gate (Vfbb) could be made differently, so the change in the SS for these factors is analyzed with the projected range and standard projected deviation which are parameters for the Gaussian function. An analytical subthreshold swing model is presented from the Poisson's equation, and it is shown that this model is in a good agreement with the numerical model. As a result, the SS changes linearly according to the geometric mean of the top and bottom oxide film thicknesses, and if the projected range is less than half of the silicon thickness, the SS decreases as the top gate oxide film is smaller. Conversely, if the projected range is bigger than a half of the silicon thickness, the SS decreases as the bottom gate oxide film is smaller. In addition, the SS decreases as Vfbb-Vfbf increases when the projected range is near the top gate, and the SS decreases as Vfbb-Vfbf decreases when the projected range is near the bottom gate. It is necessary that one should pay attention to the selection of the top/bottom oxide thickness and the gate metal in order to reduce the SS when designing an AJLDG MOSFET.

Analysis of Tunneling Current of Asymmetric Double Gate MOSFET for Ratio of Top and Bottom Gate Oxide Film Thickness (비대칭 DGMOSFET의 상하단 산화막 두께비에 따른 터널링 전류 분석)

  • Jung, Hakkee
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.20 no.5
    • /
    • pp.992-997
    • /
    • 2016
  • This paper analyzes the deviation of tunneling current for the ratio of top and bottom gate oxide thickness of short channel asymmetric double gate(DG) MOSFET. The ratio of tunneling current for off current significantly increases if channel length reduces to 5 nm. This short channel effect occurs for asymmetric DGMOSFET having different top and bottom gate oxide structure. The ratio of tunneling current in off current with parameters of channel length and thickness, doping concentration, and top/bottom gate voltages is calculated in this study, and the influence of tunneling current to occur in short channel is investigated. The analytical potential distribution is obtained using Poisson equation and tunneling current using WKB(Wentzel-Kramers-Brillouin). As a result, tunneling current is greatly changed for the ratio of top and bottom gate oxide thickness in short channel asymmetric DGMOSFET, specially according to channel length, channel thickness, doping concentration, and top/bottom gate voltages.

Electrical, Optical and Structural Properties of Indium Zinc Oxide Top Cathode Grown by Box Cathode Sputtering for Top-emitting OLEDs (박스 캐소드 스퍼터로 성장시킨 전면 발광 OLED용 상부 InZnO 캐소드 박막의 전기적, 광학적, 구조적 특성 연구)

  • Bae Jung-Hyeok;Moon Jong-Min;Kim Han-Ki
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.19 no.5
    • /
    • pp.442-449
    • /
    • 2006
  • Electrical, optical, and structural properties of indium zinc oxide (IZO) films grown by a box cathode sputtering (BCS) were investigated as a function of oxygen flow ratio. A sheet resistance of $42.6{\Omega}/{\Box}$, average transmittance above 88% in visible range, and root mean spare roughness of $2.7{\AA}$ were obtained even in the IZO layers grown at room temperature. In addition, it is shown that electrical characteristics of the top-emitting organic light emitting diodes (TOLEDs) with the BCS grown-IZO top cathode layer is better than that of TOLEDs with DC sputter grown IZO top cathode, due to absence of plasma damage effect. Furthermore the effects of oxygen flow ratio in IZO films are investigated, based on x-ray photoelectron spectroscopy (XPS), ultra violet/visible (UV/VIS) spectro-meter, scanning electron microscopy (SEM), and atomic force microscopy (AFM) analysis results.