• JSTS:Journal of Semiconductor Technology and Science
• /
• v.12 no.4
• /
• pp.411-417
• /
• 2012

A Coarse-Fine Time-to-Digital Converter (TDC) using the single time amplifier is proposed. A vernier delay line is used to overcome process dependency and the 2-stage time amplifier is designed to have high resolution by increasing the gain of the time amplifier. Single time amplifier architecture reduces the silicon area of the TDC and alleviates mismatch effect between time amplifiers. The proposed TDC is implemented in $0.18{\mu}m$ CMOS process with the supply voltage of 1.8 V. The measured results show that the resolution of the TDC is 0.73 ps with 10-bit digital output, although highend process is not applied. The single time amplifier architecture reduces 13% of chip area compared to previous work. By reducing the supply voltage, the linearity of the TDC is enhanced and the resolution is decreased to 1.45 ps.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.10 no.11
• /
• pp.1934-1939
• /
• 2006

Current digital communication system is selecting very various digital Modulation way. Need linear power amplifier necessarily to reduce interference for contiguity channel maximum in this communication system and at the same time, power amplifier of high efficiency is required. In this paper Compare with result of equilibrium power amplifier that design Doherty power amplifier of way that linearity and efficiency are improved at the same time through simulation optimization techniques and at the same time design through simulation, efficiency 20% linearity showed 10dB that is improved.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.19 no.2
• /
• pp.174-180
• /
• 2008

The pulsed amplifier which switches the main supply voltage of RF amplifier according to input pulse signal has good efficiency and low noise level between pulses. And it has simple structure because it doesn't need a pulse modulator at input port. The pulsed amplifier using the conventional switching circuit has slow fall time compared to rise time. We proposed the novel switching circuit for improving the fall time of pulsed amplifier The proposed switching circuit is implemented by replacing FET of conventional circuit with BJT. As a result of appling this circuit to RF pulsed amplifier, the rise and fall time are 5.7 ns and 21.9 ns at 27 dBm output power, respectively.

• Journal of the Korean Institute of Telematics and Electronics
• /
• v.12 no.2
• /
• pp.43-46
• /
• 1975

In a chopper amplifier the input signal of the AC amplifier is a train of square-waves. In the rase of square-wave the operatiom of AC amplifier is much different from that of ordinary sinusoidal wave. In this paper for the purpose of contributing to the design of chopper amplifier destortions of waveforms in the amplifier were investigated. When the time constant of each stage is equal the waveform in each stave apppears as square wave whose top is exponentially decaying. And when each stave has different time constant the waveform in n-th stage is composed of n-square waves whose tops are exponentially decaying.

• Journal of information and communication convergence engineering
• /
• v.6 no.2
• /
• pp.154-157
• /
• 2008

A class-E RF(Radio Frequency) power amplifier for wireless application is designed using standard CMOS technology. To drive the class-E power amplifier, a class-F RF power amplifier is used and the reliability characteristics are studied with a class-E load network. The reliability characteristic is improved when a finite-DC feed inductor is used instead of an RF choke with the load. After one year of operating, when the load is an RF choke the output current and voltage of the power amplifier decrease about 17% compared to initial values. But when the load is a finite DC-feed inductor the output current and voltage decrease 9.7%. The S-parameter such as input reflection coefficient(S11) and the forward transmission scattering parameter(S21) is simulated with the stress time. In a finite DC-feed inductor the characteristics of S-parameter are changed slightly compared to an RF-choke inductor. From the simulation results, the class-E power amplifier with a finite DC-feed inductor shows superior reliability characteristics compared to power amplifier using an RF choke.

• Current Optics and Photonics
• /
• v.7 no.1
• /
• pp.33-37
• /
• 2023

Real-time adaptive control of laser output polarization is presented in a 10-W-level non-polarization-maintaining (non-PM) fiber amplifier. While the output polarization from a non-PM fiber amplifier tends to be irregular, depending on output power, time, and perturbation, closed-loop polarization control can maintain the polarization extinction ratio at higher than 20 dB. Real-time polarization control can attain the target linear polarization mostly within 1.4-25 ms and shows stability against external perturbations. This approach can satisfy both linear polarization and high output power in a non-PM amplifier, and facilitates optimization of laser performance and maintenance-free operation.

• Proceedings of the IEEK Conference
• /
• 1998.06a
• /
• pp.526-529
• /
• 1998

This paper describes new sense amplifier with fast sensing delay time of 0.54ns and 32kb CMOS embedded SRAM with 4.67ns access time for a 3-V powr supply. It was achieved using the sense amplifier with multiple point sensing scheme and high speed bit-line scheme. The sense amplifier saves 25% of the power dissipation compared with the conventional one while maintaining a very short sensing delay. The SRAM uses 0.5.mu.m double-polysilicon and triplemetal CMOS process technology. A die size is 1.78mm*2.13mm.

• Journal of Electrical Engineering and information Science
• /
• v.3 no.3
• /
• pp.300-305
• /
• 1998

This paper describes new sense amplifier with fast sensing delay time of 0.54ns and 32kb CMOS embedded SRAM with 4.67 ns access time for a 3-V power supply. It was achieved using the sense amplifier with multiple point sensing scheme and highs peed bit-line scheme. The sense amplifier saves 25% of the power dissipation compared with the conventional one while maintaining a very short sensing delay. The SRAM uses 0.5m double-polysilicon and triple-metal CMOS process technology. A die size is 1.78${\times}$mm2.13mm.

• Journal of the Korean Institute of Telematics and Electronics
• /
• v.11 no.3
• /
• pp.1-14
• /
• 1974

The gain stability of the nuclear pulse linear amplifiers with feedback for such a fast pulse input as the step voltage or the nuclear radiation detector pulse is analysed in detail. The expression is derived which describes the waveform at the anode circuit of the photomultiplier tube which is a part of the nuclear radiation detector. It is analysed and compared when the feedback amplifier has one and two time-constants. When these fast input pulse voltages are applied to the feedback amplifier, the effects of feedback in linearity and stability of the output voltage appear only after two or three rise-times of the amplifier, And it is proved that in order to reduce this limitation, the rise time of the feedback amplifier shou1d be less than the input pulse width. It is also shown that the above theory can be applied directly to the voltage-shunt feedback amplifier stages designed as the basic amplifier of the linear amplifier, and that the gain stability is more improved for the smaller input impedance of this amplifier stage.

• Current Optics and Photonics
• /
• v.7 no.6
• /
• pp.683-691
• /
• 2023

A typical terahertz time-domain spectroscopy system requires large, expensive, and heavy hardware such as a lock-in amplifier and a function generator. In this study, we replaced the lock-in amplifier and the function generator with a single sound card built into a typical desktop computer to significantly reduce the system size, weight, and cost. The sound card serves two purposes: 1 kHz chopping signal generation and raw data acquisition. A unique software lock-in (Python coding program to eliminate noise from raw data) method was developed and successfully extracted THz time-domain signals with a signal-to-noise ratio of ~40,000 (the intensity ratio between the peak and average noise levels). The built-in sound card with the software lock-in method exhibited sufficiently good performance compared with the hardware-based method.