1 |
P. Dudek, S. Szczepanski, and J. V. Hatfield, "A high-resolution CMOS time-to-digital converter utillizing a Vernier delay line," IEEE J. Solid-State Circuits, Vol. 35, No. 2, pp. 240-247, Feb., 2000.
DOI
ScienceOn
|
2 |
M. Lee and Asad A, Abidi, "A 9b, 1.25ps resolution Coarse-Fine Time-to-Digital Converter in 90nm CMOS that Amplifies a Time Residue," IEEE J. Solid-State Circuits, Vol. 43, No. 4, pp. 769-777, Apr., 2008.
DOI
ScienceOn
|
3 |
A. M. Abas, G. Russell, and D. J. Kinniment, "Design of sub 10-picoseconds on-chip time measurement circuit," in Proc. Design Automation Test Europe Conf, Vol. 2, pp. 804-809, Feb., 2004.
|
4 |
J. P. Janson et al., "A CMOS time-to-digital converter with better than 10ps single-shot precision," IEEE J. Solid-State Circuits, Vol. 41, No. 6, pp. 1286-1296, June, 2006.
DOI
ScienceOn
|
5 |
Jianjun Yu, Dai, F. F., Jaeger, R. CA, "12-Bit Vernier Ring Time-to-Digital Converter in 0.13 CMOS Technology." IEEE J. Solid-State Circuits, Vol. 45, No. 4, pp. 830-842, Apr., 2010.
DOI
ScienceOn
|
6 |
H. K. Chi et al, "A 500MHz-to-1.2GHz Reset Free Delay Locked Loop for Memory Controller with Hysteresis Coarse Lock Detector," JSTS, Vol. 11, No. 2, pp. 73-79, June, 2011.
과학기술학회마을
DOI
ScienceOn
|
7 |
M. Z. Straayer and M. H. Perrott, "A multi-path gated ring oscillator TDC with first-order noise shaping," IEEE J. Solid-State Circuits, Vol. 44, No. 4, pp. 1089-1098, Apr., 2009.
DOI
ScienceOn
|
8 |
Kuo-Hsing Chenf, Chang-Chien Hu, Jen-Chieh Liu, and Hong-Yi Huang, "A Time-to-Digital Converter Using Multi-Phase-Sampling and Time Amplifier for All Digital Phase-Lockde Loop," IEEE DDECS, pp. 285-288, Apr., 2010.
|
9 |
Ying. Cao, Leroux, P., De Cock, W., Steyaert, M., "1.7 mW 11b 1-1-1 MASH Time-to-Digital Converter," ISSCC, Dig. Tech. Papers, pp. 480-481, Feb., 2011.
|