• 전기학회논문지
• /
• 제57권4호
• /
• pp.629-634
• /
• 2008

In this paper, we propose a simple numerical formula which can estimate the additional delay time due to interconnection branches in general source-termination scheme. We show that interconnection branches have influence on both signal quality and time delay. Using the proposed numerical formula, time delay can be easily predicted by system designers.

• East Asian mathematical journal
• /
• 제37권1호
• /
• pp.141-147
• /
• 2021

In [1], we studied the PDE system with time-varing delay. Time delay occurs due to loosening in a high-speed moving axially directed membrane (string, belt, or plate) at production. Our purpose in this work derives a mathematical model with internal time delay. First, we consider the physical phenomenon of axially moving membrane with respect to kinetic energy, potential energy and work done. By the energy conservation law in physics, we get the second order nonlinear PDE system with internal time delay.

• International journal of advanced smart convergence
• /
• 제5권1호
• /
• pp.34-46
• /
• 2016

Networked Control System (NCS) has evolved in the past decade through the advances in communication technology. The problems involved in NCS are broadly classified into two categories namely network issues due to network and control performance due to system network. The network problems are related to bandwidth allocation, scheduling and network security, and the control problems deal with stability analysis and delay compensation. Various delays with variable length occur due to sharing a common network medium. Though most delays are very less and mostly neglected, the network induced delay is significant. It occurs when sensors, actuators, and controllers exchange data packet across the communication network. Networked induced delay arises from sensor to controller and controller to actuator. This paper presents an adaptive delay compensation process for efficient control. Though Smith predictor has been commonly used as dead time compensators, it is not adaptive to match with the stochastic behavior of network characteristics. Time delay adaptive compensation gives an effective control to solve dead time, and creates a virtual environment using the plant model and computed delay which is used to compensate the effect of delay. This approach is simulated using TrueTime simulator that is a Matlab Simulink based simulator facilitates co-simulation of controller task execution in real-time kernels, network transmissions and continuous plant dynamics for NCS. The simulation result is analyzed, and it is confirmed that this control provides good performance.

• 한국정보기술응용학회:학술대회논문집
• /
• 한국정보기술응용학회 2005년도 6th 2005 International Conference on Computers, Communications and System
• /
• pp.99-102
• /
• 2005

In the paper, a proposed VCO based on bondwire inductances and nMOS varactors was implemented in a standard $0.25\;{\mu}m$ CMOS process. Using the new drain current model and a propagation delay time model equations, the operation speed of CMOS gate will predict the dependence on the load capacitance and the depth of oxide, threshold voltage, the supply voltage, the channel length. This paper describes the result of simulation which calculated a gate propagation delay time by using new drain current model and a propagation delay time model. At the result, When the reverse bias voltage on the substrate changes from 0 voltage to 3 voltage, the propagation delay time is appeared the delay from 0.8 nsec to 1 nsec. When the reverse voltage is biased on the substrate, for reducing the speed delay time, a supply voltage has to reduce. The $g_m$ value of MOSFET is calculated by using new drain current model.

• 제어로봇시스템학회논문지
• /
• 제17권3호
• /
• pp.258-263
• /
• 2011

In the bilateral tele-operation system, time delay may be a critical problem. Even if system modeling error or time delay occurs, when applied to wave transformation system, the system's stability can be achieved. Using the characteristic b which is an important parameter of wave transformation, the system can display robust performance for time delay. However, since assuming and that the time delay was fixed developing a theory, a stability cannot be guaranteed about the time-varying delay. Therefore, In the paper, Therefore, in this paper, we studied for the method that controls this by applying the fuzzy algorithm which surveyed the timevarying delay characteristics and can adjust the b according to it adaptively.

• 전기전자학회논문지
• /
• 제23권3호
• /
• pp.899-903
• /
• 2019

네트워크 제어 시스템에서는 송신 신호의 시간 변동 지연이 불가피하다. 전송 지연이 고정된 샘플링 시간보다 길면 시스템이 불안정해진다. 이 문제를 해결하기 위해 본 논문은 논리 기반의 퍼지 신경망을 이용하여 지연을 예측하는 방법을 제안하며, 예측된 시간 지연은 네트워크 제어 시스템의 샘플링 시간으로 사용된다. 제안된 방법의 효과를 검증하기 위해, 실제 시스템에서 수집된 지연 데이터를 사용하여 논리 기반 퍼지 신경 네트워크를 훈련하고 테스트한다.

• 대한전기학회논문지:시스템및제어부문D
• /
• 제53권11호
• /
• pp.741-746
• /
• 2004

When investigating a control problem for network based control systems, the main issue is network-induced delay. This delay can degrade the performance of control systems designed without considering the delay and even destabilize the system. In this paper, we consider the stabilization of network based control systems, where there is bounded time-varying delay. This delay is treated like parameter variation of a discrete time system. The state feedback controller design is formulated as linear matrix inequality. Finally, we show that the stability of control systems designed with considering the delay is superior to that is not so.

• 대한전자공학회논문지
• /
• 제24권4호
• /
• pp.701-707
• /
• 1987

This paper is concerned with an accurate delay time modling of the ED MOS logic gates and its application to the multiple delay logic simulator. The proposed delay model of the ED MOS logic gate takes account of the effects of not only the loading conditions but also the slope of the input waveform. Defining delay as the time spent by the current imbalance of the active inverter to charge and discharge the output load, with respect to physical reference levels, rise and fall model delay times are obtained in an explicit formulation, using optimally weighted imbalance currents at the end points of the voltage transition. A logic simulator which uses multiple rise/fall delays based on the model as decribed in the above has been developed. The new delay model and timing verification method are evaluated with repect to delay accuracy and execution time.

• 제어로봇시스템학회논문지
• /
• 제6권1호
• /
• pp.1-7
• /
• 2000

This paper studies the delay-characteristics using the singular values and vectors of Hankel operators for input delay systems. First, the computational method of Hankel singular values and their corresponding singular vectors are introduced, and then it is analytically provea that all the Hankel singular vlues have a monotone increasing properties as the length of delay time increases. Furthermore, through a simple numerical example, it is shown that the Hankel singular values are dependent only on the ratio of the time constant of a lumped parameter system to the length of delay , and in case that the time constant is relatively larger than the delay time, the lumped parameter characteristic has a great influence on the input delay systems.

• 한국군사과학기술학회지
• /
• 제14권5호
• /
• pp.842-849
• /
• 2011

The transponder simulator designed to simulate the transponder of military satellite communication systems in the geostationary orbit is required to have time delay function, because of 250 ms delay time, when a radio wave transmits the distance of 36,000 km in free space. But, it is very difficult to develop 250 ms time delay device in the transponder simulator of 100 MHz bandwidth, due to unstable operation of FPGA, loss of memory data for the high speed rate signal processing. Up to date, bandwidth of the time delay device is limited to 45 MHz bandwidth. To solve this problem, we propose the new time delay techniques up to 100 MHz bandwidth without data loss. Proposed techniques are the low speed down scaling and high speed up scaling methods to read and write the external memory, and the matrix structure design of FPGA memory to treat data as high speed rate. We developed the satellite link simulator in 100 MHz bandwidth using the proposed new time delay techniques, implemented to the transponder simulator and verified the function of 265 ms time delay device in 100 MHz bandwidth.