• Title/Summary/Keyword: Tag chip

Search Result 129, Processing Time 0.029 seconds

u-Mart Network using RFID/USN based Movement-Reader Device for Effective Shopping of Customer (고객의 효율적인 쇼핑을 위한 RFID/USN 기반 이동형리더기를 이용한 u-마트 네트워크)

  • Diao, Jianhua;Yang, Jin-Ho;Ahn, Byeong-Tae;Kang, Hyun-Syug
    • The Journal of the Korea Contents Association
    • /
    • v.8 no.5
    • /
    • pp.104-112
    • /
    • 2008
  • RFID/USN is considered important basic infra of ubiquitous community and tried practical adaption through various research. Specially, there is during researcher progresses for stock and state management of logistics to let you get at u-mart systems. It discern thing from warehouse to deliver as adhere RFID tag of palette in keeping unit of article and construct form of thing to analyze information of environment status using sence module based on function of wireless communication. in the paper, propose composition of customer satisfaction system using RFID chip in u-Mart status management system based on RFID/USN and according to analysis specific information of commodity, propose movement reader device to offer real-time information from customer. And it presents the improvement program for the provision of product information which is appropriate uses the RFID chip and the provision of control information in the customer who is a core of consuming.

The development of an EPC Code Auto-Writing and Fault Detection Algorithm for Manufacturing Process of a RFID TAG (RFID 태그 생산 공정 자동화를 위한 부적합품의 자동 검출 및 EPC Code Auto-Writing 알고리즘 개발)

  • Jung, Min-Po;Hwang, Gun-Yong;Cho, Hyuk-Gyu;Lee, Won-Youl;Jung, Deok-Gil;Ahn, Gwi-Im;Park, Young-Sik;Jang, Si-Woong
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2009.05a
    • /
    • pp.321-325
    • /
    • 2009
  • The detection process of defective tags in most of Korean domestic RFID manufacturing companies is handled or treated by on-hand processing after the job of chip bonding, so it has been requesting to reduce the time and cost for manufacturing of RFID tags. Therefore, in this paper, we design and implement the system to perform the functionality of detection of defective tags after the process of chip bonding, and so provide the basis of a related software to establish the foundation of a automation system for the detection of defected RFID tags which is requested in the related Korean domestic industrial field. The developed system in this paper shows the enhancement of 700% in processing speed and 100% in detection rate of defective tags, comparing to the method of on-hand processing.

  • PDF

Model Verification of a Safe Security Authentication Protocol Applicable to RFID System (RFID 시스템에 적용시 안전한 보안인증 프로토콜의 모델검증)

  • Bae, WooSik;Jung, SukYong;Han, KunHee
    • Journal of Digital Convergence
    • /
    • v.11 no.4
    • /
    • pp.221-227
    • /
    • 2013
  • RFID is an automatic identification technology that can control a range of information via IC chips and radio communication. Also known as electronic tags, smart tags or electronic labels, RFID technology enables embedding the overall process from production to sales in an ultra-small IC chip and tracking down such information using radio frequencies. Currently, RFID-based application and development is in progress in such fields as health care, national defense, logistics and security. RFID structure consists of a reader that reads tag information, a tag that provides information and the database that manages data. Yet, the wireless section between the reader and the tag is vulnerable to security issues. To sort out the vulnerability, studies on security protocols have been conducted actively. However, due to difficulties in implementation, most suggestions are concerned with theorem proving, which is prone to vulnerability found by other investigators later on, ending up in many troubles with applicability in practice. To experimentally test the security of the protocol proposed here, the formal verification tool, CasperFDR was used. To sum up, the proposed protocol was found to be secure against diverse attacks. That is, the proposed protocol meets the safety standard against new types of attacks and ensures security when applied to real tags in the future.

The Study of Design and Fabrication of USN/RFID Module (USN/RFID 모듈의 설계 및 제작에 관한 연구)

  • Kang, Ey-Goo;Chung, Hun-Suk;Lee, Jun-Hwan;Hyun, Deuk-Chang;Hwang, Sung-Il;Song, Bong-Sub;Lee, Sang-Hun;Kim, Young-Jin;Oh, Sang-Ik;Ju, Seung-Ho;Lee, Se-Chang
    • Journal of the Korea Computer Industry Society
    • /
    • v.6 no.5
    • /
    • pp.821-828
    • /
    • 2005
  • This paper was proposed Intelligent and wireless USN/RFID module system that can overcome disadvantage of existing RFID system with no sensing module and wire communication. The proposed USN/RFID system was designed and fabricated. After fabricating new system, we analyzed the characteristics of USN/RFID module. After design VCO block that is point circuit to develop next generation system one chip of RFID system. we were carried out simulation and verified the validity, this paper was showed that VCO system was enough usable in wireless network module. USN/RFID Reader module shows superior result that validity awareness distance corresponds to 30M in the case of USN and to 5M in RFID Reader's case and 900MHz of commercial frequency does practical use enoughly in range of high frequency. The USN/RFID Reader module is considered to act big role to Ubiqitous industry offering computing surrounding of new concept that is intelligence type service and that was associated to real time location system(RTLS). environment improvement/supervision. national defense, traffic administration etc.

  • PDF

Automatic Identification and Tracking in Blood Supply Distribution Using RFID System

  • Kang, Jin-Suk;Jeon, Young-Jun;Sung, Mee-Young;Shin, Seung-Ho;Jeong, Tai-Keong T.
    • Journal of information and communication convergence engineering
    • /
    • v.5 no.4
    • /
    • pp.389-393
    • /
    • 2007
  • The distribution of donated blood for medical purpose is an area that presents many challenges. In order to establish a comprehensive solution, the current patterns of distribution must be reviewed and problems related to it need to be clearly understood. This paper introduces 'Radio Frequency Identification (RFID) System', as a potential solution to some of the problems which arise in the process of blood supply distribution, and a way to systematically manage the blood supply. For the various possible RFID systems, the reader and tag must be suitable for the purpose of blood distribution. A database has been designed that can recognize tags and objects in a ubiquitous RFID blood distribution system. In this paper, we design the real-time software to control the RFID reader system and transponder, using the EEPROM memory by RFID. The experimental results confirm that the transmission rate of 3.9kbps for RF is 125 KHz. The electric power usage of transponder chip is $100{\mu}W$, with the recognition distance is about 7cm range.

A Study on RFID Application Method in Franchise Business (프랜차이즈산업에서의 RFID 적용 방법에 대한 연구)

  • Rim, Jae-Suk;Choi, Wean-Yang
    • Journal of the Korea Safety Management & Science
    • /
    • v.10 no.4
    • /
    • pp.189-198
    • /
    • 2008
  • At present, companies write daily work record or use bar-code in order to collect distribution flow data in real time. However, it needs additional works to check the record or read the bar-code with a scanner. In this case, human error could decrease accuracy of data and it would cause problems in reliability. To solve this problem, RFID (Radio Frequency Identification) is introduced in many automatic recognition sector recently. RFID is a technology that identification data is inserted into micro-mini IC chip and recognize, trace, and manage object, animal, or person using wireless frequency. This is being emerged as the core technology in future ubiquitous environment. This study is intended to suggest RFID application method in franchise business. Traceability and visibility of individual product are supplied based on EPCglobal network. It includes DW system which supplies various assessment data about product in supply chain, financial transaction system which is based on product transaction and position information, and RFID middleware which refines and divides product data from RFID tag. With the suggested application methods, individual product's profile data are supplied in real time and it would boost reliability to customer and make effective cooperation with existing operation systems (SCM, CRM, and e-Business) possible.

Location Error Analysis of an Active RFID-Based RTLS in Multipath and AWGN Environments

  • Myong, Seung-Il;Mo, Sang-Hyun;Yang, Hoe-Sung;Cha, Jong-Sub;Lee, Heyung-Sub;Seo, Dong-Sun
    • ETRI Journal
    • /
    • v.33 no.4
    • /
    • pp.528-536
    • /
    • 2011
  • In this paper, we analyze the location accuracy of real-time locating systems (RTLSs) in multipath environments in which the RTLSs comply with the ISO/IEC 24730-2 international standard. To analyze the location error of RTLS in multipath environments, we consider a direct path and indirect path, in which time and phase are delayed, and also white Gaussian noise is added. The location error depends strongly on both the noise level and phase difference under a low signal-to-noise ratio (SNR) regime, but only on the noise level under a high SNR regime. The phase difference effect can be minimized by matching it to the time delay difference at a ratio of 180 degrees per 1 chip time delay (Tc). At a relatively high SNR of 10 dB, a location error of less than 3 m is expected at any phase and time delay value of an indirect signal. At a low SNR regime, the location error range increases to 8.1 m at a 0.5 Tc, and to 7.3 m at a 1.5 Tc. However, if the correlation energy is accumulated for an 8-bit period, the location error can be reduced to 3.9 m and 2.5 m, respectively.

A Review of Data Management Techniques for Scratchpad Memory (스크래치패드 메모리를 위한 데이터 관리 기법 리뷰)

  • DOOSAN CHO
    • The Journal of the Convergence on Culture Technology
    • /
    • v.9 no.1
    • /
    • pp.771-776
    • /
    • 2023
  • Scratchpad memory is a software-controlled on-chip memory designed and used to mitigate the disadvantages of existing cache memories. Existing cache memories have TAG-related hardware control logic, so users cannot directly control cache misses, and their sizes are large and energy consumption is relatively high. Scratchpad memory has advantages in terms of size and energy consumption because it eliminates such hardware overhead, but there is a burden on software to manage data. In this study, data management techniques of scratchpad memory were classified and examined, and ways to maximize the advantages were discussed.

Low-Power Discrete-Event SoC for 3DTV Active Shutter Glasses (3DTV 엑티브 셔터 안경을 위한 저전력 이산-사건 SoC)

  • Park, Dae-Jin;Kwak, Sung-Ho;Kim, Chang-Min;Kim, Tag-Gon
    • Journal of the Institute of Electronics Engineers of Korea SP
    • /
    • v.48 no.6
    • /
    • pp.18-26
    • /
    • 2011
  • Debates concerning the competitive edge of leading 3DTV technology of the shutter glasses (SG) 3D and the film-type patterned retarder (FPR) are flaring up. Although SG technology enables Full-HD 3D vision, it requires complex systems including the sync transmitter (emitter), the sync processor chip, and the LCD lens in the active shutter glasses. In addition, the transferred sync-signal is easily affected by the external noise and a 3DTV viewer may feel flicker-effect caused by cross-talk of the left and right image. The operating current of the sync processor in the 3DTV active shutter glasses is gradually increasing to compensate the sync reconstruction error. The proposed chip is a low-power hardware sync processor based discrete-event SoC(system on a chip) designed specifically for the 3DTV active shutter glasses. This processor implements the newly designed power-saving techniques targeted for low-power operation in a noisy environment between 3DTV and the active shutter glasses. This design includes a hardware pre-processor based on a universal edge tracer and provides a perfect sync reconstruction based on a floating-point timer to advance the prior commercial 3DTV shutter glasses in terms of their power consumption. These two techniques enable an accurate sync reconstruction in the slow clock frequency of the synchronization timer and reduce the power consumption to less than about a maximum of 20% compared with other major commercial processors. This article describes the system's architecture and the details of the proposed techniques, also identifying the key concepts and functions.

Energy-Performance Efficient 2-Level Data Cache Architecture for Embedded System (내장형 시스템을 위한 에너지-성능 측면에서 효율적인 2-레벨 데이터 캐쉬 구조의 설계)

  • Lee, Jong-Min;Kim, Soon-Tae
    • Journal of KIISE:Computer Systems and Theory
    • /
    • v.37 no.5
    • /
    • pp.292-303
    • /
    • 2010
  • On-chip cache memories play an important role in both performance and energy consumption points of view in resource-constrained embedded systems by filtering many off-chip memory accesses. We propose a 2-level data cache architecture with a low energy-delay product tailored for the embedded systems. The L1 data cache is small and direct-mapped, and employs a write-through policy. In contrast, the L2 data cache is set-associative and adopts a write-back policy. Consequently, the L1 data cache is accessed in one cycle and is able to provide high cache bandwidth while the L2 data cache is effective in reducing global miss rate. To reduce the penalty of high miss rate caused by the small L1 cache and power consumption of address generation, we propose an ECP(Early Cache hit Predictor) scheme. The ECP predicts if the L1 cache has the requested data using both fast address generation and L1 cache hit prediction. To reduce high energy cost of accessing the L2 data cache due to heavy write-through traffic from the write buffer laid between the two cache levels, we propose a one-way write scheme. From our simulation-based experiments using a cycle-accurate simulator and embedded benchmarks, the proposed 2-level data cache architecture shows average 3.6% and 50% improvements in overall system performance and the data cache energy consumption.