Browse > Article

Low-Power Discrete-Event SoC for 3DTV Active Shutter Glasses  

Park, Dae-Jin (Department of Electrical Engineering, Korea Advanced Institute of Science and Technology)
Kwak, Sung-Ho (ABOV Semiconductor co., Ltd.)
Kim, Chang-Min (ABOV Semiconductor co., Ltd.)
Kim, Tag-Gon (Department of Electrical Engineering, Korea Advanced Institute of Science and Technology)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SP / v.48, no.6, 2011 , pp. 18-26 More about this Journal
Abstract
Debates concerning the competitive edge of leading 3DTV technology of the shutter glasses (SG) 3D and the film-type patterned retarder (FPR) are flaring up. Although SG technology enables Full-HD 3D vision, it requires complex systems including the sync transmitter (emitter), the sync processor chip, and the LCD lens in the active shutter glasses. In addition, the transferred sync-signal is easily affected by the external noise and a 3DTV viewer may feel flicker-effect caused by cross-talk of the left and right image. The operating current of the sync processor in the 3DTV active shutter glasses is gradually increasing to compensate the sync reconstruction error. The proposed chip is a low-power hardware sync processor based discrete-event SoC(system on a chip) designed specifically for the 3DTV active shutter glasses. This processor implements the newly designed power-saving techniques targeted for low-power operation in a noisy environment between 3DTV and the active shutter glasses. This design includes a hardware pre-processor based on a universal edge tracer and provides a perfect sync reconstruction based on a floating-point timer to advance the prior commercial 3DTV shutter glasses in terms of their power consumption. These two techniques enable an accurate sync reconstruction in the slow clock frequency of the synchronization timer and reduce the power consumption to less than about a maximum of 20% compared with other major commercial processors. This article describes the system's architecture and the details of the proposed techniques, also identifying the key concepts and functions.
Keywords
Stereo vision; 3D visualization; low-power design; synchronization failure;
Citations & Related Records
연도 인용수 순위
  • Reference
1 N. Holliman, N. Dodgson, G. Favalora, and L. Pockett, "Three dimensional displays: A re-view and applications analysis," IEEE Transactions on Broadcasting, vol. 57, no. 2, pp. 362 -371, June 2011.   DOI
2 P. Tsang, "Apparatus for three-dimensional display," US6510002, 2003.
3 L. Noble, "Three dimensional viewing glasses," US4907860, 1990.
4 B. Javidi, F. Okano, "Three-dimensional television, video, and display technologies," Springer, pp. 22-31, 2002.
5 A. Srivastava, J. de Bougrenet de la Tocnaye, and L. Dupont, "Liquid Crystal Active Glasses for 3D Cinema," J. Display Technology, vol. 6, no. 10, pp. 522-530. 2010.   DOI
6 W. Tam, F. Speranza, S. Yano, K. Shimono, and H. Ono, "Stereoscopic 3d-tv: Visual com-fort," IEEE Transactions on Broadcasting, vol. 57, no. 2, pp. 335-346, June 2011.   DOI
7 K. Ukai and P. A. Howarth, "Visual fatigue caused by viewing stereoscopic motion images: Background, theories and observations," Displays, vol. 29, pp. 106-116, 2008.   DOI   ScienceOn
8 A. Boev, A. Gotchev, and K. Egiazarian, "Crosstalk Measurement Methodology for Auto-stereoscopic Screens," 3DTV Conf. May 2007, pp. 1-4. 2007.
9 L. Onural, "Signal Processing and 3DTV [in the Spotlight]," IEEE Signal Processing Magazine, vol. 27, no. 5, pp. 144-142, 2010.
10 W.J. Dally, and J.W. Poulton, "Digital systems engineering," Cambridge Univ. Press, chapter 7, 1998.
11 B.P. Zeigler, T.G. Kim, and H. Praehofer, "Theory of Modeling and Simulation," Academic Press, pp, 77-80, 2000.
12 박대진, 김탁곤, 김창민, 곽승호, 이영진, "Low Power Universal Receiver with Edge Tracer for 3DTV Synchronization", 제16회 한국반도체학술대회, 대한민국, pp. 109-110, 2011년02월.
13 D. Park, T.G. Kim, C. Kim, and S. Kwak, "A Low-Power Sync Processor with Floating-point Timer and Universal Edge Tracer for 3DTV Active Shutter Glasses," IEEE Symp. Low-Power and High-Speed Chips (COOLChips XIV), pp 1-3, April 2011.
14 A.S. Elwakil, "Fractional-Order Circuits and Systems: An Emerging Interdisciplinary Research Area." IEEE Circuits and Systems Magazine, vol. 10, no. 4, p. 40, 2010.
15 K. Yun, and A. Dooply, "Pausible Clocking-Based Heterogeneous Systems," IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 7, no. 4, pp. 482-488, Dec. 1999.   DOI
16 W. Dally, and S. Tell, "The Even/Odd Synchronizer: A Fast, All-Digital, Periodic Synchronizer," 2010 IEEE Symp. Asynchronous Circuits and Systems (ASYNC), pp. 75-84, May 2010.
17 Daejin Park, Tag Gon Kim, Changmin Kim, Sungho Kwak, "A Sync Processor with Noise Robustness for 3DTV Active Shutter Glasses," 2010 International SoC Conference (ISOCC), pp. 147 - 149, Seoul, Korea, Nov. 22-23, 2010.