• Title/Summary/Keyword: System-on-chip

Search Result 1,737, Processing Time 0.033 seconds

Frequency-Scanning Type Microwave Tag System Using Defected Ground Structures (결함 접지 구조를 이용한 주파수 스캐닝 방식의 마이크로파 태그 시스템)

  • Lee, Seok-Jae;Han, Sang-Min
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.24 no.3
    • /
    • pp.247-252
    • /
    • 2013
  • In this paper, a microwave tag system of a frequency-scanning type is proposed with multi-resonators using defected ground structures. While a conventional chip-based RFID stores time-sequential codes, the proposed type achieves pure passive tags by using multi-resonant bits over a frequency range. Moreover, the resonators of the spiral defected ground structures implemented on the back side of transmission lines have advantages of the excellent bandstop characteristics as well as the bit-error avoidance by the re-radiation on normal resonators. The proposed microwave tag is designed with UWB antennas at 3~7 GHz. From the experimental results in an anechoic chamber, it has been verified of the excellent recognitions for various 5-bits identification codes.

A 16-channel Neural Stimulator IC with DAC Sharing Scheme for Artificial Retinal Prostheses

  • Seok, Changho;Kim, Hyunho;Im, Seunghyun;Song, Haryong;Lim, Kyomook;Goo, Yong-Sook;Koo, Kyo-In;Cho, Dong-Il;Ko, Hyoungho
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.14 no.5
    • /
    • pp.658-665
    • /
    • 2014
  • The neural stimulators have been employed to the visual prostheses system based on the functional electrical stimulation (FES). Due to the size limitation of the implantable device, the smaller area of the unit current driver pixel is highly desired for higher resolution current stimulation system. This paper presents a 16-channel compact current-mode neural stimulator IC with digital to analog converter (DAC) sharing scheme for artificial retinal prostheses. The individual pixel circuits in the stimulator IC share a single 6 bit DAC using the sample-and-hold scheme. The DAC sharing scheme enables the simultaneous stimulation on multiple active pixels with a single DAC while maintaining small size and low power. The layout size of the stimulator circuit with the DAC sharing scheme is reduced to be 51.98 %, compared to the conventional scheme. The stimulator IC is designed using standard $0.18{\mu}m$ 1P6M process. The chip size except the I/O cells is $437{\mu}m{\times}501{\mu}m$.

Design of RFID Passive Tag Antennas in UHF Band (UHF 대역 수동형 RFID 태그 안테나 설계)

  • Cho Chihyun;Choo Hosung;Park Ikmo;Kim Youngkil
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.16 no.9 s.100
    • /
    • pp.872-882
    • /
    • 2005
  • In this paper, we examined the operating principle of a passive tag antenna for RFID system in UHF band. Based on the study, we proposed a novel RFID tag antenna which adopts the inductively coupled feeding structure to match antenna impedance to a capacitively loaded commercial tag chip. The proposed tag antenna consists of microstrip lines on a thin PET substrate for low-cost fabrication. The detail structure of the tag antenna were optimized using a full electromagnetic wave simulator of IE3D in conjunction with a Pareto genetic algorithm and the size of the tag antenna can be reduced up to kr=0.27($2 cm^2$). We built some sample antennas and measured the antenna characteristics such as a return loss, an efficiency, and radiation patterns. The readable range of the tag antenna with a commercial RFID system showed about 1 to 3 m.

An Overview of Biopulping Research: Discovery and Engineering

  • Scott, Gary M.;Akhtar, Masood;Lentz, Michael J.;Horn, Eric;Swaney, Ross E.;Kirk, T.Kent
    • Journal of Korea Technical Association of The Pulp and Paper Industry
    • /
    • v.30 no.4
    • /
    • pp.18-27
    • /
    • 1998
  • Biopulping is defined as the treatment of wood chips with lignin-degrading fungi prior to pulping. Fungal pretreatment prior to mechanical pulping reduces electrical energy requirements during refining or increases mill throughput, improves paper strength, reduces the pitch content, and reduces the environmental impact of pulping. Our recent work involved scaling up the biopulping process towards the industrial level, investigating both the engineering and economic feasibility. We envision the process to be done in either a chip-pile or silo-based system for which several factors need to be considered: the degree of decontamination, a hospitable environment for the fungus, and the overall process economics. Currently, treatment of the chips with low-pressure steam is sufficient for decontamination and a simple, forced ventilation system maintains the proper temperature, humidity, and moisture conditions, thus promoting uniform growth of the fungus. The pilot-scale trial resulted in the successful treatment of 4 tons of wood chips (dry weight basis) with results comparable to those on a laboratory. Larger, 40-ton trials were also successful, with energy savings and paper properties comparable with the laboratory scale. The overall economics of the process also look very favorable and can result in significant annual savings to the mill. Although the current research has focused on biopulping for mechanical pulping, it is also beneficial for sulfite chemical pulping and some applications to recycled fiber have been investigated.

  • PDF

Differentially Expressed Genes by Methylmercury in Neuroblastoma cell line using suppression subtractive hybridization (SSH) and cDNA Microarray

  • Kim, Youn-Jung;Chang, Suk-Tai;Yun, Hye-Jung;Ryu, Jae-Chun
    • Proceedings of the Korea Society of Environmental Toocicology Conference
    • /
    • 2003.05a
    • /
    • pp.187-187
    • /
    • 2003
  • Methylmercury (MeHg), one of the heavy metal compounds, can cause severe damage to the central nervous system in humans. Many reports have shown that MeHg is poisonous to human body through contaminated foods and has released into the environment. Despite many studies on the pathogenesis of MeHg-induced central neuropathy, no useful mechanism of toxicity has been established so far. In this study, two methods, cDNA Microarray and SSH, were performed to assess the expression profile against MeHg and to identify differentially expressed genes by MeHg in neuroblastoma cell line. TwinChip Human-8K (Digital Genomics) was used with total RNA from SH-SY5Y (human neuroblastoma cell line) treated with solvent (DMSO) and 6.25 uM (IC50) MeHg. And we performed forward and reverse SSH method on mRNA derived from SH-SY5Y treated with DMSO and MeHg (6.25 uM). Differentially expressed cDNA clones were sequenced and were screened by dot blot and ribonuclease protection assay to confirm that individual clones indeed represent differentially expressed genes. These sequences were identified by BLAST homology search to known genes or expressed sequence tags (ESTs). Analysis of these sequences may provide an insight into the biological effects of MeHg in the pathogenesis of neurodegenerative disease and a possibility to develop more efficient and exact monitoring system of heavy metals as environmental pollutants.

  • PDF

A Study of Interference-Free Home PLC based on the Binary ZCD Code (연속직교 상관특성을 갖는 아진 코드 기반의 구내용 PLC에 관한 연구)

  • Cha, Jae-Sang;Kim, Seong-Kweon
    • Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
    • /
    • v.20 no.2
    • /
    • pp.38-44
    • /
    • 2006
  • In this paper, a new interference-free Home CDMA-PLC(Code Division Multiple Access-Power Line Communication) system based on the binary ZCD(Zero Correlation Duration) spreading code is proposed as a key solution to overcome the previous problems. Binary ZCD spreading code sets with enlarged family sizes are generated by carrying out a chip-shift operation of the preferred pairs. The properties or the proposed ZCD-PLC systems are effective for MPI(Multi-Path Interference) and MAI (Multiple Access Interference) cancellation in the CDMA-PLC systems. By BER performance simulation, we certified the availability of proposed ZCD-CDMA-PLC system.

Low Power Level-Up/Down Shifter with Single Supply for the SoC with Multiple Supply (다중전원 SoC용 저전력 단일전원 Level-Up/Down Shifter)

  • Woo, Young-Mi;Kim, Doo-Hwan;Cho, Kyoung-Rok
    • The Journal of the Korea Contents Association
    • /
    • v.8 no.3
    • /
    • pp.25-31
    • /
    • 2008
  • We propose a low power level-up/down shifter with single supply that can be used at SoC with multiple supply. The proposed circuit interfaces IPs which are operated on the different supply voltages. The circuit is designed with a single supply that decreases the low power consumption and the complexity of supply routing and layout. The proposed circuit operated at 500MHz for level-up and at 1GHz for level-down. The level-up/down shifter improves noise immunity of the system at I/O circuit. The circuit is evaluated for 1.8V, 2.5V, 3.3V supply with 0.18um CMOS technology, respectively.

A Digital Automatic Gain Control Circuit for CMOS CCD Camera Interfaces (CMOS CCD 카메라용 디지털 자동 이득 제어 회로)

  • 이진국;차유진;이승훈
    • Journal of the Korean Institute of Telematics and Electronics C
    • /
    • v.36C no.5
    • /
    • pp.48-55
    • /
    • 1999
  • This paper describes automatic gain control circuit (AGC) design techniques for CMOS CCD camera interface systems. The required gain of the AGC in the proposed system is controlled directly by digital bits without conventional extra D/A converters and the signal settling behavior is almost independent of AGC gain variation at video speeds. A capacitor-segment combination technique to obtain large capacitance values considerably improves the effective bandwidth of the AGC based on switched-capacitor techniques. A proposed layout scheme for capacitor implementation shows AGC matching accuracy better than 0.1 %. The outputs from the AGC are transferred to a 10b A/D converter integrated on the same chip. The proposed AGC is implemented as a sub-block of a CCD camera interface system using a 0.5 um n-well CMOS process. The prototype shows the 32-dB AGC dynamic range in 1/8-dB steps with 173 mW at 3 V and 25 MHz.

  • PDF

FPGA Modem Platform Design for eHSPA and Its Regularized Verification Methodology (eHSPA 규격을 만족하는 FPGA모뎀 플랫폼 설계 및 검증기법)

  • Kwon, Hyun-Il;Kim, Kyung-Ho;Lee, Chung-Yong
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.46 no.2
    • /
    • pp.24-30
    • /
    • 2009
  • In this paper, the FPGA modem platform complying with 3GPP Release 7 eHSPA specifications and its regularized verification flow are proposed. The FFGA platform consists of modem board supporting physical layer requirements, MCU and DSP core embedded control board to drive the modem board, and peripheral boards for RF interfacing and various equipment interfaces. On the other hand, the proposed verification flow has been regularized into three categories according to the correlation degrees of hardware-software inter-operation, such as simple function test, scenario test call processing and system-level performance test. When it comes to real implementations, the emulation verification strategy for low power mobile SoC is also introduced.

Network Realization for a Distributed Control of a Humanoid Robot (휴머노이드 로봇의 분산 제어를 위한 네트윅 구현)

  • Lee Bo-Hee;Kong Jung-Shik;Kim Jin-Geol
    • Journal of the Korean Institute of Intelligent Systems
    • /
    • v.16 no.4
    • /
    • pp.485-492
    • /
    • 2006
  • This paper deals with implementation of network for distributed control system of a humanoid robot ISHURO(Inha Semyung Humanoid Robot). A humanoid robot needs much degree of freedom structurally and much data for having flexible movement. To realize such a humanoid robot, distributed control method is preferred to the centralized one since it gives a compactness, modularity and flexibility for the controllers. For organizing distributed control system of a humanoid robot, a control processor on a board is needed to individually control the joint motor and communication technology between the processors is required to transmit its information within control time. The processor is DSP-based processor and includes CAN network on a chip. It shares the computational load such as monitoring the sensor information and controlling the actuator between each of modules. In this paper, the communication architecture is suggested and its message protocol are discussed including message structure, time consumption for transmission, and controller structure at the view of distributed control for a humanoid robot. All of the sequence are simulated with Matlab and then verified with real walking experiment by ISHURO.