• Title/Summary/Keyword: System IC

Search Result 1,156, Processing Time 0.035 seconds

Failure Modes Classification and Countermeasures of Stacked IC Packages (적층 IC 패키지의 고장모드 분류와 대책)

  • Song, G.H.;Jang, J.S.
    • Journal of Applied Reliability
    • /
    • v.16 no.4
    • /
    • pp.347-355
    • /
    • 2016
  • Purpose: With the advance of miniaturization of electronic products, stacked packages of high density semiconductors are commonly used. Potential failure modes and mechanisms of stacked packages are identified. Methods: Failure modes and mechanisms of thin chip stacked packages are determined through the categorization and failure analysis: delamination, non-wet, crack, ESD, EMI and the process related damages. Results: Those failure modes are not easy to find and require excessive amount time and effort for analysis and subsequent improvement. Conclusion: In this study, a method of estimating the failure rate based on the strength measurement is suggested.

Gate array(custom IC) of high speed processing circuit for sequence instruction (시퀀스 명령 고속처리 회로의 gate array)

  • Yoo, J. H.;Yang, O.;Shin, Y. M.;Ann, J. B.;Lee, J. D.
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 1988.10a
    • /
    • pp.414-417
    • /
    • 1988
  • Recently PLC pursues faster scanning time, circuit confidence, reliability improvement, and smaller size. To obtain above all merit, custom IC(Gate Array) is developed. Custom IC includes 5 main blocks and 2 auxiliary blocks. The 5 main blocks process faster sequential instruction execution by only logic gate using hexa instruction code system. And the 2 auxiliary blocks generate baud rate clock (153.6 KHz, 76.8KHz) to communicate between PLC and computer or programmers.

  • PDF

10Gbit/s AlGaAs/GaAs HBT limiting amplifier (AlGaAs/GaAs HBT를 사용한 10Gbit/s 리미팅증폭기)

  • 곽봉신;박문수
    • Journal of the Korean Institute of Telematics and Electronics D
    • /
    • v.34D no.7
    • /
    • pp.15-22
    • /
    • 1997
  • A 10Gbit/s limiting amplifier IC for optical transmission system was implemented with AlGaAs HBT (heterojunction bipolar transistor) technology. HBTs with 2x10.mu. $m^{2}$ and 6x20.mu. $m^{2}$ emitter size were used. The HBT structures are based on metal-organic chemical vapor deposition (MOCVD) epitxy and employ a mesa structure with self-aligned emitter/base and sidewall dielectric passivation. IC was designed to support differnetial input and output. Small signal performance of the packaged IC showed 26dB gain and $f_{3dB}$ of 8GHz. A single ouput has 800m $V_{p-p}$ swing with more than 26dB dynamic range. The performance of the limiting amplifier was verified through single mode fiber320km transmission link test.est.

  • PDF

Study on fabrication process of long length of Bi-2223/Ag MTS wires for high critical current (Bi-2223/Ag HTS 장선재의 Ic 특성 향상 공정 연구)

  • 하동우;양주생;황선역;이동훈;최정규;하홍수;오상수;권영길
    • Proceedings of the Korea Institute of Applied Superconductivity and Cryogenics Conference
    • /
    • 2003.02a
    • /
    • pp.105-108
    • /
    • 2003
  • Long length of Bi-2223 superconducting wires were fabricated by stacking, drawing process with different precursor owders and different heat-treatment histories. The precursor powders were 2 kinds of Pb content. And a part of the tapes were experienced pre-annealing process which caused tetragonal structure of Bi-2212 phase to orthorhombic structure of it was during drawing process. We confirmed the transformation of Bi-2212 phase from tetragonal structure to orthorhombic structure and reduction of second phases. We designed and made a continuous Ic measurement system for Bi-2223/Ag HTS tape. We could achieve best Ic of 65 A at the Bi-2223/Ag tape using low Pb content of precursor powder and experienced pre-annealing process.

  • PDF

A study on power mesearement using Isolate IC (IC를 이용한 전력량 측정에 관한 연구)

  • Lee, Jong-Hwa;Im, Jeng-Min;Han, Tae-Yung;Moon, Chae-Joo
    • Proceedings of the Korean Institute of IIIuminating and Electrical Installation Engineers Conference
    • /
    • 2004.05a
    • /
    • pp.419-423
    • /
    • 2004
  • This paper shows a new concept of digital power meter based on the optical sensing technique. The digital power meter with isolate IC so called Photocoupler is designed and implemented. The system composed of power and analong interface circuits, micro-controller and LCD display circuits. The most errors in power meter happen on measurement and calculation process for load voltages and currents. The suggested method on this paper is to use no noise sensor and PIC microprocessor. The results of simple test for power meter prototype are showed a nearly similar date to commercial product.

  • PDF

Design of NOVA Emulator by Microprocessor (Microprocessor에 의한 NOVA의 Emulator 설계)

  • 송영재
    • Journal of the Korean Institute of Telematics and Electronics
    • /
    • v.13 no.2
    • /
    • pp.28-33
    • /
    • 1976
  • In recent years, Microprocessor have the use of extended wide fiexd because of obtainable to low price. Design of computer system be easy to do by this microprocessor apply validly. This Papers: NOVA Emulator designed by use of MMI-6701. As a result of this studies, quantity of IC changed with about a third part by NOVA exchanged with Microprocessor. Micro Instruction of PROM consist of 32bit that designed Instruction Format of four kinds.

  • PDF

A Design Database for High Speed IC Package Interconnection (고속 집적회로 패키지 인터커넥션을 위한 설계 데이타베이스)

  • ;;;F. Szidarovszki;O.A.Palusinski
    • Journal of the Korean Institute of Telematics and Electronics A
    • /
    • v.32A no.12
    • /
    • pp.184-197
    • /
    • 1995
  • In this paper, high speed IC package-to-package interconnections are modeled as lossless multiconductor transmission lines operating in the TEM mode. And, three mathematical algorithms for computing electrical parameters of the lossless multiconductor transmission lines are described. A semi-analytic Green's function method is used in computing per unit length capacitance and inductance matrices, a matrix square root algorithm based on the QR algorithm is used in computing a characteristic impedance matrix, and a matrix algorithm based on the theory of M-matrix is used in computing a diagonally matched load impedance matrix. These algorithms are implemented in a computer program DIME (DIagonally Matched Load Impedance Extractor) which computes electrical parameters of the lossless multiconductor transmission lines. Also, to illustrate the concept of design database for high speed IC package-to-package interconnection, a database for the multi conductor strip transmission lines system is constructed. This database is constructed with a sufficiently small number of nodes using the multi-dimensional cubic spline interpolation algorithm. The maximum interpolation error for diagonally matched load impedance matrix extraction from the database is 1.3 %.

  • PDF

Anti-Complementary Activity of Protostane-Type Triterpenes from Alismatis Rhizoma

  • Lee, Sang-Myung;Kim, Jung-Hee;Zhang, Ying;An, Ren-Bo;Min, Byung-Sun;Joung, Hyouk;Lee, Hyeong-Kyu
    • Archives of Pharmacal Research
    • /
    • v.26 no.6
    • /
    • pp.463-465
    • /
    • 2003
  • Four protostane-type triterpenes, alisol B 23-acetate (1a), alisol C 23-acetate (2a), alisol B(3a), and alisol A 24-acetate (4a), were isolated from the rhizome of Alismatis plantago-aquatica L. var. orientale Samuelson (Alismataceae) and eleven protostane derivatives (compounds 1-11) were obtained by selective modification from alisol B 23-acetate (1a). These compounds were investigated for their anti-complement activity against the classical pathway of the complement system. Alisol B (3a) and alisol A 24-acetate (4a) exhibited anti-complement activity with $IC_{50} values of 150 and 130 \mu$ M. Among the synthetic derivatives, the tetrahydroxylated protostane triterpene (9) showed moderate inhibitory activity with $IC_{50} value of 97.1 \mu$ M. Introduction of an aldehyde group at C-23 (10; $IC_{50} value, 47.7 \mu$ M) showed the most potent inhibitory effect on the complement system in vitro.

Electronic Money for On-Line and Off-Line (On-Line 및 OFF-Line 겸용 전자화폐)

  • Hwang, Ug-Sun;Shin, Chang-Gyun
    • Journal of KIISE:Computing Practices and Letters
    • /
    • v.8 no.3
    • /
    • pp.295-302
    • /
    • 2002
  • This study addresses some solutions of the technical problem of using e-money systems. The solutions are on/off line e-money, one card, ordering system, and card-card settlement system etc. The alternatives are described as source code in the example of Angel Plus e-money. E-money is classified as IC card(off-line) type and net work(on-line) type. But, They should be integrated. End-users want to use the combined card for its conveniences. This research introduces on/off line e-money with a case study. On the basis of this paper, future research is to be further conducted on the Customer-oriented e-money with multiple functions.