• 제목/요약/키워드: System A/C

검색결과 21,579건 처리시간 0.048초

C-to-SystemC 합성기의 설계 및 구현 (Design and Implementation of a C-to-SystemC Synthesizer)

  • 유명근;송기용
    • 융합신호처리학회논문지
    • /
    • 제10권2호
    • /
    • pp.141-145
    • /
    • 2009
  • 본 논문에서는 입력 동작에 대하여 상위수준 합성을 수행한 후, 합성결과를 SystemC 코드로 전환하는 C-to-SystemC 합성기를 설계 및 구현하였다. 구현된 합성기의 처리과정은 C 소스코드로 기술된 입력 동작을 list 스케줄링 알고리즘을 이용하여 스케줄링한 후, 스케줄링 결과에 left-edge 알고리즘을 이용하여 레지스터 할당을 수행한다. 레지스터 할당 정보를 이용하여 합성기는 채널 및 포트와 같은 SystemC 특성들로 표현된 SystemC 모듈의 코드를 최종적으로 생성한다. C-to-SystemC 합성기의 동작은 EWF(elliptic wave filter)의 합성결과인 SystemC 모듈의 코드를 시뮬레이션하여 검증한다. C-to-SystemC 합성기는 SystemC 설계방법론의 모델링단계부터 합성단계에 이르는 툴 체인의 한 부분으로 사용될 수 있으며, 생성된 SystemC 모듈은 C 모듈에 비해 재사용이 용이하고 다른 SystemC 모듈과 SystemC 채널을 통하여 별도의 추가처리 없이 통신할 수 있다.

  • PDF

C3S-C3A계의 초기 수화반응 특성에 미치는 석고의 영향 (I) (Effect of Gypsum on the Characteristics of Early Hydration of the System C3S-C3A (I))

  • 신규연;한기성
    • 한국세라믹학회지
    • /
    • 제26권4호
    • /
    • pp.514-520
    • /
    • 1989
  • The early hydration characteristics according to the C3S/C3A ratio and presence of gypsum, in order to establish the hydration mechanism of the system C3S-C3A, have been studied. The rate of C3S dissolution in the system C3S-Gypsum was higher than that in the system C3S. Consequently, the induction period was reduced and the rate of Ca(OH)2 formation in the accleration period was increased. The hydration of C3S in the system C3S-C3A was retarded because Al3+ in the liquid phase originating from the hydration of C3A was incorporated into calcium hydrosilicates formed. The retardation phenomenon of C3S hydration was not appeared in the system C3S-C3A-gypsum because the reaction of monosulfate formation became the rate-determining step.

  • PDF

Hybrid Multi-System-on-Chip Architecture as a Rapid Development Approach for a High-Flexibility System

  • Putra, Rachmad Vidya Wicaksana;Adiono, Trio
    • IEIE Transactions on Smart Processing and Computing
    • /
    • 제5권1호
    • /
    • pp.55-62
    • /
    • 2016
  • In this paper, we propose a hybrid multi.system-on-chip (H-MSoC) architecture that provides a high-flexibility system in a rapid development time. The H-MSoC approach provides a flexible system-on-chip (SoC) architecture that is easy to configure for physical- and application-layer development. The physical- and application-layer aspects are dynamically designed and modified; hence, it is important to consider a design methodology that supports rapid SoC development. Physical layer development refers to intellectual property cores or other modular hardware (HW) development, while application layer development refers to user interface or application software (SW) development. H-MSoC is built from multi-SoC architectures in which each SoC is localized and specified based on its development focus, either physical or application (hybrid). Physical HW development SoC is referred to as physical-SoC (Phy-SoC) and application SW development SoC is referred to as application-SoC (App-SoC). Phy-SoC and App-SoC are connected to each other via Ethernet. Ethernet was chosen because of its flexibility, high speed, and easy configuration. For prototyping, we used a LEON3 SoC as the Phy-SoC and a ZYNQ-7000 SoC as the App-SoC. The proposed design was proven in real-time tests and achieved good performance.

최적 변조 제어기를 이용한 교류-직류계통의 안정화에 관한 연구 (A Study for the Stabilization of A.C.-D.C. Power Systems Using Optimal Modulation Controllers)

  • 왕용필;허동렬;정형환;김해재
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 1996년도 추계학술대회 논문집 학회본부
    • /
    • pp.123-126
    • /
    • 1996
  • In this paper, optimal modulation controller is designed to improve the stability of A.C. and A.C.-D.C. power system, and optimal theory is applied to select optimal modulation controller input signal Optimal modulation controller for speed governor and exciter controller system is constructed in A.C. power system, while the controller is constructed to the both control systems like AC. power system, considering ACR-AVR, APR-$A{\gamma}R$ as the control method of direct current system. It is considered that the stability of A.C. power system only and A.C.-D.C. power system against load fluctuations and disturbances under case of optimal modulation control.

  • PDF

C-Hook 인식을 위한 RFID 시스템의 적용 가능성에 대한 연구 (A Study on Applicability of RFID System for C-Hook Identification)

  • 이창우;조현우;반성준;권영신;김상우
    • 제어로봇시스템학회논문지
    • /
    • 제14권1호
    • /
    • pp.81-87
    • /
    • 2008
  • C-Hook is a kind of conveyer system for transporting steel coil in POSCO. To detect the current position and the trajectory of steel coils in a plant, C-Hooks are tracked by an inspection system based on PLC. The inspection system detects transit of C-Hooks by monitoring a physical contact between steel bars on a C-Hook and the inspection sensors. However, this system is not reliable because of the abrasion, damage and aging. Moreover, the number of distinguishable C-Hooks is limited by the number of combination of steel bars on a C-Hook. It means that more steel bars should be installed for distinguishing the more C-Hooks. Therefore, the conventional system is difficult and expensive to maintain. To overcome these problems, we propose a C-Hook identification system that uses RFID which is a non-contact type identification system, and evaluate its performance and applicability from a new monitoring program that operates along with the conventional system in the real environment of POSCO.

SystemC 방법론을 적용한 JPEG Encoder 설계 (Design of a JPEG Encoder Using SystemC Methodology)

  • 오세준;조원경
    • 대한전자공학회:학술대회논문집
    • /
    • 대한전자공학회 2001년도 하계종합학술대회 논문집(2)
    • /
    • pp.313-316
    • /
    • 2001
  • In this paper we present the design of a JPEG Encoder using SystemC Methodology Our methodology supports the efficient mapping of C/C++ functional descriptions directly into hardware. The use of C/C++ to model al1 parts of the system provides great flexibility and enables faster simulation compared to existing methodologies. The designer can estimate system performance and verify functional correctness of the designs using commonly available software compilers. A design flow in SystemC begins with an untimed description in C++, using a library of new data types useful for modeling hardware. The description can be compiled and simulated for functional correctness. Then, the design may be refined by adding interface specification and timing information, and again the timed description can be compiled with a standard C++ compiler, simulated, and debugged.

  • PDF

The complement system: a potential target for the comorbidity of chronic pain and depression

  • Shanshan Tang;Wen Hu;Helin Zou;Qingyang Luo;Wenwen Deng;Song Cao
    • The Korean Journal of Pain
    • /
    • 제37권2호
    • /
    • pp.91-106
    • /
    • 2024
  • The mechanisms of the chronic pain and depression comorbidity have gained significant attention in recent years. The complement system, widely involved in central nervous system diseases and mediating non-specific immune mechanisms in the body, remains incompletely understood in its involvement in the comorbidity mechanisms of chronic pain and depression. This review aims to consolidate the findings from recent studies on the complement system in chronic pain and depression, proposing that it may serve as a promising shared therapeutic target for both conditions. Complement proteins C1q, C3, C5, as well as their cleavage products C3a and C5a, along with the associated receptors C3aR, CR3, and C5aR, are believed to have significant implications in the comorbid mechanism. The primary potential mechanisms encompass the involvement of the complement cascade C1q/C3-CR3 in the activation of microglia and synaptic pruning in the amygdala and hippocampus, the role of complement cascade C3/C3a-C3aR in the interaction between astrocytes and microglia, leading to synaptic pruning, and the C3a-C3aR axis and C5a-C5aR axis to trigger inflammation within the central nervous system. We focus on studies on the role of the complement system in the comorbid mechanisms of chronic pain and depression.

수주생산에서의 설계정보 관리를 위한 부품분류와 코딩 (A Classification and Coding System for the Design Information Management in Make-to-Order Manufacturing)

  • 이규용;김재균;문치웅
    • 산업경영시스템학회지
    • /
    • 제22권50호
    • /
    • pp.195-207
    • /
    • 1999
  • Classification and Coding(C&C) systems as a core of design information management have been accomplished by many studies in terms of design and manufacturing attribute based on Group Technology. Those are very difficult to apply in make-to-order(MTO) manufacturing because the environment of MTO has various characteristics of product, many licensors, engineering change, insufficiency of integrated management system for codes and so on. This paper presents a suitable C&C system to MTO manufacturing which consider management level and drawing. The steps of developing the C&C system are as follows: 1) analysis of existing coding system and drawing type; 2) design of C&C system; 3) practice of designed coding system to a field.

  • PDF

Verilog에서 SystemC로 변환을 위한 효율적인 방법론 연구 (A research on an efficient methodology for conversion from Verilog to SystemC)

  • 신윤수;고광철;정제명
    • 대한전자공학회:학술대회논문집
    • /
    • 대한전자공학회 2003년도 하계종합학술대회 논문집 II
    • /
    • pp.1177-1180
    • /
    • 2003
  • Recently, SystemC is one among the language observed. In Industry, there are many the languages that use Verilog. But, unskillful SystemC users must learn SystemC for conversion that from Verilog to SystemC and need time and effort for this. By these reason, feel necessity of easy and efficient conversion. This paper argues efficient methodology to change Verilog to SystemC. Abstract concepts of Verilog are proposed fittingly each one by one in SystemC.

  • PDF

SystemC를 이용한 MPEG4 복호화 시스템 모델링 (MPEG4 decoding system modeling in SystemC)

  • 이미영;이승준;배영환
    • 대한전자공학회:학술대회논문집
    • /
    • 대한전자공학회 2001년도 하계종합학술대회 논문집(2)
    • /
    • pp.109-112
    • /
    • 2001
  • In this paper, I present a MPEG4 decoding system modeling in SystemC, a new C/C++ based system simulation approach, In the modeling, MPEG4 decoding behavior is modeled and verified. And I partitions the MPEG4 decoding system into several hardware components which will be implemented at low level hardware design flow and I model a synchronized hardware block communication through data ports.

  • PDF