• 제목/요약/키워드: Soldering

검색결과 392건 처리시간 0.024초

납착 인기재료가 분할 주조체의 변형에 미치는 영향 (THE EFFECT OF SOLDERING INDICES FOR THE DISTORTION OF SPLIT CAST)

  • 이동욱;임장섭;정창모;전영찬
    • 대한치과보철학회지
    • /
    • 제38권1호
    • /
    • pp.26-37
    • /
    • 2000
  • The purpose of this study was to investigate the effect that three resin indexing materials had on the distortion of split cast in the procedures of solder indexing and block fabrication. The specimen had two cylinders and connecting bar Two cylinders were a reference cylinder and a test cylinder that were machined precisely and placed on metal base. The total of specimens were 30 and they were divided into 3 groups according to the resin indexing materials : Acrylic $solder^{(R)}$, G-C Pattern $resin^{(R)},\;Z-100^{(R)}$. The relative coordinates (X, Y, Z) of centroids of both cylinders were measured by using 3-D cool dinates measuring machine. The value of indexing distortion was obtained after application of indexing material, and the value of the block distortion was obtained after fabrication of soldering block, and the value of total distortion was a value sum of indexing distortion and block distortion. Intercentroidal linear distortion ${(\sqrt{X^{'2}+Y^{'2}+Z^{'2}}-{\sqrt{X^2+Y^2+Z^2)}$ and global distortion $(\sqrt{{(X^'-X)}^2+{(Y^'-Y)}^2+{(Z^'-Z)}^2}$ were calculated from data of coordinates of centroids at each measuring stages. The results of this study were as belows ; 1. The intercentroidal distance between the split casts was reduced by indexing distortion and increased by block distortion. 2. The indexing global distortion between the split casts was smaller than block global distortion. 3. The intercentroidal linear distortion and the global distortion were no significant difference between indexing materials.

  • PDF

Effect of Cu-contained solders on shear strength of BGA solder joints

  • Shin, Chang-Keun;Huh, Joo-Youl
    • 한국마이크로전자및패키징학회:학술대회논문집
    • /
    • 한국마이크로전자및패키징학회 2000년도 Proceedings of 5th International Joint Symposium on Microeletronics and Packaging
    • /
    • pp.73-73
    • /
    • 2000
  • Shear strength of BGA solder joints on Cu pad was studied for Cu-contained Sn n.5 a and 2.5wt.% Cu) and Sn-Pb (o.5wt.% Cu) solders, with emphasis on the roles of the C Cu-Sn intermetallic layer thickness and the roughness of the interface between the i intermetallic layer and solder. The shear strength test was performed both for a as-soldered s이der joints with soldering reaction times of 1, 2, 4 min and for aged s이der j joints at 170 C up to 16 days. The Cu addition to both pure Sn and eutectic Sn-Pb s solders increased the intermetallic layer thickness at both soldering and aging t temperatures. The Cu addition also resulted in changes in the roughness of the interface b between the intermetallic layer and solder at as-soldered states. With increasing Cu c content. the interface roughened for Sn-Cu solders whereas it flattened for Sn-Pb-Cu s solders. The shear fractures in all solder joints investigated were confined in the bulk s solder rather than through the intermetallic layer. Therefore, the effect of Cu content in s solders on the shear strength of the solder joints was primarily attributed to its i influence on the micros$\sigma$ucture of bulk solder, such as the size and spatial distributions of CU6Sn5 precipitates. In addition, the critical intermetallic layer thickness for a m maximum shear strength seemed to depend on the Cu content in bulk solder.older.

  • PDF

파우더와 솔더를 이용한 저비용 비아홀 채움 공정 (Low Cost Via-Hole Filling Process Using Powder and Solder)

  • 홍표환;공대영;남재우;이종현;조찬섭;김봉환
    • 센서학회지
    • /
    • 제22권2호
    • /
    • pp.130-135
    • /
    • 2013
  • This study proposed a noble process to fabricate TSV (Through Silicon Via) structure which has lower cost, shorter production time, and more simple fabrication process than plating method. In order to produce the via holes, the Si wafer was etched by a DRIE (Deep Reactive Ion Etching) process. The via hole was $100{\mu}m$ in diameter and $400{\mu}m$ in depth. A dielectric layer of $SiO_2$ was formed by thermal oxidation on the front side wafer and via hole side wall. An adhesion layer of Ti and a seed layer of Au were deposited. Soldering process was applied to fill the via holes with solder paste and metal powder. When the solder paste was used as via hole metal line, sintering state and electrical properties were excellent. However, electrical connection was poor due to occurrence of many voids. In the case of metal powder, voids were reduced but sintering state and electrical properties were bad. We tried the via hole filling process by using mixing solder paste and metal powder. As a consequence, it was confirmed that mixing rate of solder paste (4) : metal powder (3) was excellent electrical characteristics.

YBCO 2G 선재간 접합 특성 연구 (Charateristics analysis of the joining of YBCO 2G HTS wire)

  • 장기성;박동근;양성은;안민철;조대호;김현규;;고태국
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 2006년도 제37회 하계학술대회 논문집 B
    • /
    • pp.741-742
    • /
    • 2006
  • This paper deals with an efficient superconducting joint method between 2G high superconducting(HTS) wire, YBCO coated conductor(CC). Recently CC is one of the most promising superconducting wire due to high n-value and critical current independency from external magnetic field. It is expected to be used many superconducting application such as fault current limiter, persistent current system and cable etc. In most HTS applications, superconducting magnet is used, and it is necessary to joint between superconducting wire to fabricate superconducting magnet system. A CC tape used in this research consists of copper stabilizer, silver layer, YBCO layer, buffer and substrate. Direct joint using soldering method was inefficient due to resistance of copper, then copper lamination is removed by chemical etching method to reduce resistance between CC tapes. Jointed tapes were fabricated and tested. Transport current through jointed area and induced voltage were measured to characterize the I-V curve. Resistance between CC wire using chemical etching was compared with resistance of direct jointed tapes using soldering method in this paper.

  • PDF

백색 5K Au-Ag-In 합금재의 인듐 첨가량에 따른 물성 변화 (Properties of the White 5K Au-Ag-In Alloys with Indium Contents)

  • 송정호;송오성
    • 한국재료학회지
    • /
    • 제27권7호
    • /
    • pp.381-385
    • /
    • 2017
  • In order to replace 14K white gold alloys, the properties of 5K white gold alloys (Au20-Ag80) were investigated by changing the contents of In (0.0-10.0 wt%). Energy dispersive X-ray spectroscopy (EDS) was used to determine the precise content of alloys. Properties of the alloys such as hardness, melting point, color difference, and corrosion resistance were determined using Vickers Hardness test, TGA-DTA, UV-VIS-NIR-colorimetry, and salt-spray tests, respectively. Wetting angle analysis was performed to determine the wettability of the alloys on plaster. The results of the EDS analysis confirmed that the Au-Ag-In alloys had been fabricated with the intended composition. The results of the Vickers hardness test revealed that each Au-Ag-In alloy had higher mechanical hardness than that of 14K white gold. TGA-DTA analysis showed that the melting point decreased with an increase in the In content. In particular, the alloy containing 10.0 wt% In showed a lower melting temperature (> $70^{\circ}C$) than the other alloys, which implied that alloys containing 10.0 wt% In can be used as soldering materials for Au-Ag-In alloys. Color difference analysis also revealed that all the Au-Ag-In alloys showed a color difference of less than 6.51 with respect to 14K white gold, which implied a white metallic color. A 72-h salt-spray test confirmed that the Au-AgIn alloys showed better corrosion resistance than 14K white gold alloys. All Au-Ag-In alloys showed wetting angle similar to that of 14K white gold alloys. It was observed that the 10.0 wt% In alloy had a very small wetting angle, further confirming it as a good soldering material for white metals. Our results show that white 5K Au-Ag-In alloys with appropriate properties might be successful substitutes for 14K white gold alloys.

SnCu계 무연솔더의 Ni, P 첨가에 따른 분극거동 (Polarization Behaviors of SnCu Pb-Free Solder Depending on the P, Ni, Addition)

  • 홍원식;김휘성;박성훈;김광배
    • 한국재료학회지
    • /
    • 제15권8호
    • /
    • pp.528-535
    • /
    • 2005
  • It is inclined to increase that use of hazardous substances such as lead(Pb), mercury (Hg), cadmium(Cd) etc. are prohibited in the electronics according to environmental friendly policies of an advanced nation for protecting environment of earth. As this reasons, many researches for ensuring the reliability were proceeding in Pb free soldering process. n the flux remains on the PCB(printed circuit board) in the soldering process or the electronics exposed to corrosive environment, it becomes the reasons of breakdown or malfunction of the electronics caused by corrosion. Therefore in this studies we researched the polarization and Tafel properties of Sn40Pb and SnCu system solders based on the electrochemical theory. The experimental polarization curves were measured in distilled ionized water and 1 mole $3.5 wt\%$ NaCl electrolyte of $40^{\circ}C$, pH 7.5. Ag/AgCl and graphite were utilized by reference and counter electrodes, respectively. To observe the electrochemical reaction, polarization test was conducted from -250mV to +250mV. From the polarization curves composed of anodic and cathodic curves, we obtained Tafel slop, reversible electrode potential(Ecorr) and exchange current density((cow). In these results, we compared the corrosion rate of SnPb and SnCu solders.

전도성 페이스트를 이용한 무연 리본계 PV 모듈의 출력 특성 분석 (Analysis of Output Characteristics of Lead-free Ribbon based PV Module Using Conductive Paste)

  • 윤희상;송형준;고석환;주영철;장효식;강기환
    • 한국태양에너지학회 논문집
    • /
    • 제38권1호
    • /
    • pp.45-55
    • /
    • 2018
  • Environmentally benign lead-free solder coated ribbon (e. g. SnCu, SnZn, SnBi${\cdots}$) has been intensively studied to interconnect cells without lead mixed ribbon (e. g. SnPb) in the crystalline silicon(c-Si) photovoltaic modules. However, high melting point (> $200^{\circ}C$) of non-lead based solder provokes increased thermo-mechanical stress during its soldering process, which causes early degradation of PV module with it. Hence, we proposed low-temperature conductive paste (CP) based tabbing method for lead-free ribbon. Modules, interconnected by the lead-free solder (SnCu) employing CP approach, exhibits similar output without increased resistivity losses at initial condition, in comparison with traditional high temperature soldering method. Moreover, 400 cycles (2,000 hour) of thermal cycle test reveals that the module integrated by CP approach withstands thermo-mechanical stress. Furthermore, this approach guarantees strong mechanical adhesion (peel strength of ~ 2 N) between cell and lead-free ribbons. Therefore, the CP based tabbing process for lead free ribbons enables to interconnect cells in c-Si PV module, without deteriorating its performance.

Establishment of an easy Ic measurement method of HTS superconducting tapes using clipped voltage taps

  • Shin, Hyung-Seop;Nisay, Arman;Dedicatoria, Marlon;Sim, KiDeok
    • 한국초전도ㆍ저온공학회논문지
    • /
    • 제16권2호
    • /
    • pp.29-32
    • /
    • 2014
  • The critical current, $I_c$ of HTS superconducting tapes can be measured by transport or contactless method. Practically, the transport method using the four-probe method is the most common. In this study, a simple test procedure by clipping the voltage lead taps have been introduced instead of soldering which reduces time and effort and thereby achieving a much faster measurement of $I_c$. When using a pair of iron clips, $I_c$ value decreased as compared with the measured one by standard method using soldered voltage taps and varies with the width of the clipped specimen part. However, when using a pure Cu clip, both by clipping and by soldering voltage taps give a comparable result and $I_c$ measured are equal and close to the samples specification. As a result, material to be used as voltage clip should be considered and should not influence the potential voltage between the leads during $I_c$ measurement. Furthermore, the simulation result of magnetic flux during $I_c$ measurement test showed that the decrease of $I_c$ observed in the experiment is due to the magnetic flux density, $B_y$ produced at the clipped part of the sample by the operating current with iron clips attached to the sample.

중첩된 구리 판재의 전기저항가열 표면마찰 점용접(RSFSW)에 관한 연구 (A Study on Electric Resistance Heated Surface Friction Spot Welding Process of Overlapped Copper Sheets)

  • 순샤오광;진인태
    • 한국기계가공학회지
    • /
    • 제20권2호
    • /
    • pp.93-100
    • /
    • 2021
  • Copper sheets has been used widely in electric and electron industry fields because they have good electric and heat conduction property of the material. And, in order to bond copper material, a kind of soldering process is generally used. But, because it is difficult to bond by soldering between overlapped thin copper sheets, so, another kind of brazing bonding process can be used in that case. But, because the brazing process needs wide bonding area, it needs heat treatment process in electric furnace. Generally, for spot welding of sheets, a conventional electric Resistance Spot Welding process(RSW) has been used, it has welding characteristics using contact resistance heating induced by electric current flow between sheets. But, because copper sheets has the low electric resistance, it is difficult to weld by electric resistance spot welding. So, in this study, an electric Resistance heated Surface Friction Spot Welding process(RSFSW) is suggested and is testified for the spot welding ability of thin copper sheets. It is known from the experimental results and simulation that the suggested spot welding process will be able to improve the spot welding ability of copper sheets by the combined three kinds of heating generated by surface friction by rotating pin, and conducted from heated steel electrode, and generated by contact resistance of electricity.

칩-섬유 배선을 위한 본딩 기술 (Bonding Technologies for Chip to Textile Interconnection)

  • 강민규;김성동
    • 마이크로전자및패키징학회지
    • /
    • 제27권4호
    • /
    • pp.1-10
    • /
    • 2020
  • 웨어러블 소자를 구현하기 위한 칩-섬유 접합 기술을 중심으로 전자 섬유에 대한 기술 개발 동향을 소개한다. 전자 부품을 섬유에 접합하기 위해서는 먼저 전자 부품에 전원 공급 및 전기적 신호를 주고 받기 위한 회로를 섬유에 구성해야 하며, 회로의 해상도와 밀도에 따라 전도성 실을 이용하는 자수법 또는 전도성 페이스트 등을 이용한 프린트법을 통해 구현할 수 있다. 전자 부품과 섬유를 접합하기 위해서는 솔더링, ACF/NCA, 자수법, 크림핑 등의 방법을 이용하여 영구적으로 접합하거나 후크, 자석, 지퍼 등을 이용하여 탈부착이 가능하도록 접합하는 방법이 있으며, 접합 배선의 밀도 및 용도에 따라서 단독 또는 융합하여 사용한다. 접합 이후에는 방수 등 사용환경에서의 신뢰성을 확보하기 위해 encapsulation 작업을 수행해야 하며, 현재는 PDMS 등의 폴리머를 이용한 방법이 널리 쓰이고 있다.