• Earthquakes and Structures
• /
• v.17 no.1
• /
• pp.39-48
• /
• 2019

This paper presents an experimental study on a 1/2 scale steel frame with archaized-style under the pseudo-dynamic loading. Four seismic waves, including El Centro wave, Taft wave, Lanzhou wave and Wenchuan wave, were input during the test. The hysteresis characteristic, energy dissipation acceleration response, displacement response, strength, stiffness and strain were analyzed. Based on the experiment, the elastoplastic dynamic time-history analysis was carried out with the software ABAQUS. The stress distribution and failure mode were obtained. The results indicate that the steel frame with archaized-style was in elastic stage when the peak acceleration of input wave was no more than 400 gal. Under Wenchuan wave with peak acceleration of 620 gal, the steel frame enters into the elastoplastic stage, the maximum inter-story drift was 1/203 and the bearing capacity still tended to increase. During the loading process, Dou-Gong yielded first and played the role of the first seismic fortification line, and then beam ends and column bottom ends yielded in turn. The steel frame with archaized-style has good seismic performance and meets the seismic design requirement of Chinese code.

• KIPS Transactions on Software and Data Engineering
• /
• v.8 no.3
• /
• pp.97-108
• /
• 2019

As digital content items increase, new content services are often added to or integrated among existing content management systems to manage them. For efficient system integration, this paper designed a content management system that combines two existing content management systems based on a microservices architecture. In addition, during the development process, integrated system that existing systems were recycled without disruption to existing systems, integrated efficiently and implemented as scalable systems. It measured the resource usage of this systems and analyzed the differences between features for system integration using traditional middleware.

• International conference on construction engineering and project management
• /
• 2015.10a
• /
• pp.289-293
• /
• 2015

The construction industry has been evolving with the development of information technology. According to this trend, the current industry changes from 2d drawings to Building Information Modeling(BIM). Current studies on the BIM-based estimation have problems such as Quantity Take-Off(QTO) specificity toward a particular software, the uncertainty of the amount in accordance with the model quality. These studies focus on QTO based on BIM rather than schematic estimation. In addition, studies on the connection with the QTO and unit cost for schematic estimation are insufficient. The purpose of this study is to propose schematic estimation process by utilizing construction codes and QTO in architectural object BIM libraries. Construction codes are classified in detail in order to input codes inside each. This study has connected unit cost and construction classification codes that obtain from BIM model. The results of this study will be helpful in decision-making and communication for schematic estimation of the design phase. It will improve the efficiency and reliability problems of existing schematic estimation.

• Proceedings of the Korean Institute of Intelligent Systems Conference
• /
• 1993.06a
• /
• pp.975-976
• /
• 1993

This talk presents the overview of the author's research and development activities on fuzzy inference hardware. We involved it with two distinct approaches. The first approach is to use application specific integrated circuits (ASIC) technology. The fuzzy inference method is directly implemented in silicon. The second approach, which is in its preliminary stage, is to use more conventional microprocessor architecture. Here, we use a quantitative technique used by designer of reduced instruction set computer (RISC) to modify an architecture of a microprocessor. In the ASIC approach, we implemented the most widely used fuzzy inference mechanism directly on silicon. The mechanism is beaded on a max-min compositional rule of inference, and Mandami's method of fuzzy implication. The two VLSI fuzzy inference chips are designed, fabricated, and fully tested. Both used a full-custom CMOS technology. The second and more claborate chip was designed at the University of North Carolina(U C) in cooperation with MCNC. Both VLSI chips had muliple datapaths for rule digital fuzzy inference chips had multiple datapaths for rule evaluation, and they executed multiple fuzzy if-then rules in parallel. The AT & T chip is the first digital fuzzy inference chip in the world. It ran with a 20 MHz clock cycle and achieved an approximately 80.000 Fuzzy Logical inferences Per Second (FLIPS). It stored and executed 16 fuzzy if-then rules. Since it was designed as a proof of concept prototype chip, it had minimal amount of peripheral logic for system integration. UNC/MCNC chip consists of 688,131 transistors of which 476,160 are used for RAM memory. It ran with a 10 MHz clock cycle. The chip has a 3-staged pipeline and initiates a computation of new inference every 64 cycle. This chip achieved an approximately 160,000 FLIPS. The new architecture have the following important improvements from the AT & T chip: Programmable rule set memory (RAM). On-chip fuzzification operation by a table lookup method. On-chip defuzzification operation by a centroid method. Reconfigurable architecture for processing two rule formats. RAM/datapath redundancy for higher yield It can store and execute 51 if-then rule of the following format: IF A and B and C and D Then Do E, and Then Do F. With this format, the chip takes four inputs and produces two outputs. By software reconfiguration, it can store and execute 102 if-then rules of the following simpler format using the same datapath: IF A and B Then Do E. With this format the chip takes two inputs and produces one outputs. We have built two VME-bus board systems based on this chip for Oak Ridge National Laboratory (ORNL). The board is now installed in a robot at ORNL. Researchers uses this board for experiment in autonomous robot navigation. The Fuzzy Logic system board places the Fuzzy chip into a VMEbus environment. High level C language functions hide the operational details of the board from the applications programme . The programmer treats rule memories and fuzzification function memories as local structures passed as parameters to the C functions. ASIC fuzzy inference hardware is extremely fast, but they are limited in generality. Many aspects of the design are limited or fixed. We have proposed to designing a are limited or fixed. We have proposed to designing a fuzzy information processor as an application specific processor using a quantitative approach. The quantitative approach was developed by RISC designers. In effect, we are interested in evaluating the effectiveness of a specialized RISC processor for fuzzy information processing. As the first step, we measured the possible speed-up of a fuzzy inference program based on if-then rules by an introduction of specialized instructions, i.e., min and max instructions. The minimum and maximum operations are heavily used in fuzzy logic applications as fuzzy intersection and union. We performed measurements using a MIPS R3000 as a base micropro essor. The initial result is encouraging. We can achieve as high as a 2.5 increase in inference speed if the R3000 had min and max instructions. Also, they are useful for speeding up other fuzzy operations such as bounded product and bounded sum. The embedded processor's main task is to control some device or process. It usually runs a single or a embedded processer to create an embedded processor for fuzzy control is very effective. Table I shows the measured speed of the inference by a MIPS R3000 microprocessor, a fictitious MIPS R3000 microprocessor with min and max instructions, and a UNC/MCNC ASIC fuzzy inference chip. The software that used on microprocessors is a simulator of the ASIC chip. The first row is the computation time in seconds of 6000 inferences using 51 rules where each fuzzy set is represented by an array of 64 elements. The second row is the time required to perform a single inference. The last row is the fuzzy logical inferences per second (FLIPS) measured for ach device. There is a large gap in run time between the ASIC and software approaches even if we resort to a specialized fuzzy microprocessor. As for design time and cost, these two approaches represent two extremes. An ASIC approach is extremely expensive. It is, therefore, an important research topic to design a specialized computing architecture for fuzzy applications that falls between these two extremes both in run time and design time/cost. TABLEI INFERENCE TIME BY 51 RULES {{{{Time }}{{MIPS R3000 }}{{ASIC }}{{Regular }}{{With min/mix }}{{6000 inference 1 inference FLIPS }}{{125s 20.8ms 48 }}{{49s 8.2ms 122 }}{{0.0038s 6.4㎲ 156,250 }} }}

• Journal of Internet Computing and Services
• /
• v.6 no.4
• /
• pp.9-20
• /
• 2005

To design a software system in success, architectural approaches which are in basis of architectural design, must be primarily selected. What to chose among various architecture styles as specific as architectural approaches, varies along with the system status of what kind of functional or non-functional quality requirements should satisfy. In this study, we propose the evaluation model for making a selection of architectural approaches, and select an architectural approach for message system actively using in diversified internet utilization and enterprise application integration, In other words, if there may be possibly existed several architectural approaches, we present the most suitable method of architectural approach out of them through an evaluation of analyzing the system requirements satisfaction level. In addition, when it performs specific design and implementation utilizing design patterns based on thread, developers would be able to link up the architecture design directly.

• Proceedings of the CALSEC Conference
• /
• 1999.07a
• /
• pp.215-231
• /
• 1999

CALS, Enterprise Integration, Virtual Enterprise 등을 구현하는데 있어서 BPR (business process re-engineering), ISP (Information Strategy Planning), Analysis/Design 등은 필수 적이다. 이러한 BPR, ISP, A/D 추진하는데 있어서 각 단계의 산출물은 유연하게 연계되지 못한다. 그 이유는 각 단계가 접근하는 초점이 다르고, 산출물의 성격이 다르며, 무엇보다도 각 단계의 전문가가 다르기 때문에 발생한다. 현재 기업이 각 단계를 추진할 때에는 반복적인 피드백을 통하여 정보를 공유하거나, 각 단계의 정보 연계가 제대로 이루어지지 않는다. 이러한 문제를 해결하기 위하여 BPR-ISP-A/D의 정보 연계를 유연하게 하기 위하여 PPO (Product-Process-Organization) 객체 진화에 의한 통합 방법론을 제안 하고자 한다. 그 과정은 1) Real world 정보를 PPO 객체로 정의하고, 2) PPO 객체를 기반으로 BPR을 수행하여 TO-BE model 을 만드는 동시에, 3) PPO TO-BE model과 함께 IT Architecture를 정의하며, 4) PPO 객체를 기반으로 Analysis and Design 과정을 통하여 Application system 객체 및 Data 객체를 정의한다. 이때 PPO 객체는 Real-world 객체에서 Application system 객체 및 Data 객체로 진화하게 되고 BPR-ISP-A/D의 seamless 통합이 이루어진다. 여기서, 단계 1) 과 2)는 System Engineering을 통하여 이루어진다. ARIS(Architecture of Integrated Information System, Dr. A-W. Scheer, 1998)개념을 도입하여 실세계를 정해진 규약에 따라 Model로 Mapping하고, 생성된 Model을 바탕으로 BPR을 수행하여 개선된 Model을 산출해 낸다. 단계 3)은, IE (Information Engineering, James Martine, 1990) 의 ISP가 도입되어, 설계업무를 지원하기위한 기본적인 시스템 구조를 구상하게 된다. 이와 함께 IT Model을 구성하게 되는데, 객체지향적 접근 방법으로 Model을 생성하고 UML(Unified Modeling Language)을 Tool로 사용한다. 단계 4)는 Software Engineering 관점으로 접근한다. 이는 최종산물이라고 볼 수 있는 설계업무 지원 시스템을 Design하는 과정으로, 시스템에 사용될 데이터를 Design하는 과정과, 데이터를 기반으로 한 기능을 Design하는 과정으로 나눈다. 이를 통해 생성된 Model에 따라 최종적으로 Coding을 통하여 실제 시스템을 구축하게 된다.

• KIEAE Journal
• /
• v.11 no.4
• /
• pp.63-70
• /
• 2011

In respond to the global energy crisis and climate change, there have been many ongoing national efforts to develop a sustainable housing prototype followed by "2 million Green Home Project" in Korea. More than 50% of nation's population are currently living in apartment housing thus the country is seriously in need of developing green apartment prototype. In this research, we focused on energy-conservative green apartment design prototype that have both passive components and active systems explored in a systemic design approach. After selecting an existing basic apartment unit, we analyzed and compared statistical data with the simulated annual energy consumption to match these two data sets for validating simulation accuracy performed with TRNSYS package. We performed energy simulations with different passive design factors such as varied insulation thickness, window types and infiltration rates as well as the active design factors including boilers and lighting fixtures to analyze their impacts on the energy performance of the housing unit using TRNSYS software. As a result, we acquired significant energy reduction effect with explored design strategies but the life cycle cost analysis for the final design guidline would need to be performed. In this study, we focused on a systematic comparative energy analysis based on TRNSYS that can improve the design of a green apartment housing.

• Korean Journal of Computational Design and Engineering
• /
• v.18 no.3
• /
• pp.177-188
• /
• 2013

The construction industry consists of various and massive architectural information as an architectural process includes a variety of design stages with cooperation of many disciplines. Particularly, architectural information is generated and managed through the life cycle of a building, from conceptual design stage to the construction and maintenance. A Building Information Model (BIM) serves as a shared knowledge resource for information about a facility forming a reliable basis for decisions during its life-cycle from inception onward. BIM technology accomplished quantitative development being utilized in various disciplines. However, it is necessary to develop environment and requirement for qualitative improvement of BIM based project. Particularly, requirement is very important for architectural design evaluations. The purpose of this study is to develop and apply of quality control check-list for improving the quality of architectural design in BIM environments. To achieve this purpose, the authors have investigated case study for open BIM data quality control (software, guideline and application case) and classified quality control targets according to physical/logical quality control and data quality. In addition, the authors have defined open BIM based quality control process and developed quality control check-list. Finally, the authors have developed automatic quality check system using requirements for efficient quality control based on open BIM.

• Korean Institute of Interior Design Journal
• /
• v.17 no.2
• /
• pp.150-161
• /
• 2008

It requires more close cooperation process and mediator for smooth communication in this industry structure where design and engineers are separated. The database of design integrates separate system and helps connection between organizations. The application category is utilized variously from formation to operation. Architectures addressed in this content as Frank Gehry and Nox are making differentiated design on the base of 3d digital methodology and using it widely from generation to fabrication. Especially they got to be free from the generative limit as it became available to analyse, digital surface organization, and realize the complex system form. Now more integrated and delicate works got to be affordable owing to various kinds of improved CNC, RP(rapid-prototype) machines, and architecture hardwares. With a linkage of software now at their disposal, architects can create a digital model of a building and all of its design elements, and in turn use this 3d information to construct actual building components using machines driven by CNC and other advanced manufacturing techniques. Digital technologies are enabling a direct correlation between what design and construction, thus bringing to the forefront the issue of the significance of information, the production, communication, application, and control of digital information in the industrial system. The central requirement is the clear, reliable, and consistent exchange of information among all parties involved in creating a given project.

• Journal of the Korean Association of Geographic Information Studies
• /
• v.15 no.2
• /
• pp.46-56
• /
• 2012

Recently, when software architecture is designed, the efficiency of reusability is emphasized. The reusability of the design can raise the quality of GIS software, and reduce the cost of maintenance. Because the object oriented GoF design pattern provides the class hierarchy that can represent repetitively, the importance is emphasized more. This method that designs the GIS software can be applied from various application systems. A multiple distributed sensor network system is composed of the complex structure that each node of the sensor network nodes has different functions and sensor nodes and server are designed by the combination of many classes. Furthermore, this sensor network system may be changed into more complex systems according to a particular purpose of software designer. This paper will design the CATL model by applying Facade pattern that can enhance the efficiency of reuse according to attributes and behaviors in classes in order to implement the complicated structure of the multiple distributed sensor network system based on TinyOS. Therefore, our object oriented GIS design pattern model will be expected to utilize efficiently for design, update, or maintenance, etc. of new systems by packing up attributes and behaviors of classes at complex sensor network systems.