• KIPS Transactions on Computer and Communication Systems
• /
• v.6 no.7
• /
• pp.307-314
• /
• 2017

Stick-PC is small and portable, So it can be used like a desktop if you connect it to a display device such as a monitor or TV anytime and anywhere. Accordingly, Stick-PC can related to various crimes, and various evidence may remain. Stick-PC uses the same Windows version of the operating system as the regular Desktop, the artifacts to be analyzed are the same. However, unlike the Desktop, it can be used as a meaningful information for forensic investigation if it is possible to identify the actual user and trace the usage by finding the traces of peripheral devices before analyzing the system due to the mobility. In this paper, We presents a method of collecting images using Bootable OS, which is one of the image collection methods of Stick-PC. In addition, we show how to analyze the trace of peripheral connection and network connection trace such as Display, Bluetooth through the registry and event log, and suggest the application method from the forensic point of view through experimental scenario.

• Proceedings of the Korean Institute of Navigation and Port Research Conference
• /
• v.29 no.1
• /
• pp.279-283
• /
• 2005

Fisheries Surveillance System (FSS) is to protect fishing farms a thief. To implement the FSS a speacial test system which can be operate at any natural environments in the practical farm fields is needed. This paper describes some up coming results for the implementation of Radar Car as the special test system which consists of small van-type car, commercial Radar system, Radar Scan Converter(RSC) and, computer system. This Radar Car is designed to test the influences of sea clutter according to the height of Radar Scanner and to verify some effects of side-lobe suppression by special materials attached at each side of the Radar scanner. The post digital signal processing of digital radar signal comes from Radar Scan Converter(RSC) is also discussed, then designed and developed a new RSC in this study.

• The KIPS Transactions:PartA
• /
• v.9A no.3
• /
• pp.387-398
• /
• 2002

As whole genome sequences of many organisms have been revealed by small-scale genome projects, the intensive research on individual genes and their functions has been performed. However on-memory algorithms are inefficient to analysis of whole genome sequences, since the size of individual whole genome is from several million base pairs to hundreds billion base pairs. In order to effectively manipulate the huge sequence data, it is necessary to use the indexed data structure for external memory. In this paper, we introduce a workbench system for analysis and visualization of whole genome sequence using string B-tree that is suitable for analysis of huge data. This system consists of two parts : analysis query part and visualization part. Query system supports various transactions such as sequence search, k-occurrence, and k-mer analysis. Visualization system helps biological scientist to easily understand whole structure and specificity by many kinds of visualization such as whole genome sequence, annotation, CGR (Chaos Game Representation), k-mer, and RWP (Random Walk Plot). One can find the relations among organisms, predict the genes in a genome, and research on the function of junk DNA using our workbench.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.11 no.3
• /
• pp.179-196
• /
• 1986

In this paper, the peformance of a statistical packet voice/data multiplexer is studied. In ths study we assume that in the packet voice/data multiplexer two separate finite queues are used for voice and data traffics, and that voice traffic gets priority over data. For the performance analysis we divide the output link of the multiplexer into a sequence of time slots. The voice signal is modeled as an (M+1) - state Markov process, M being the packet generation period in slots. As for the data traffic, it is modeled by a simple Poisson process. In our discrete time domain analysis, the queueing behavior of voice traffic is little affected by the data traffic since voice signal has priority over data. Therefore, we first analyze the queueing behavior of voice traffic, and then using the result, we study the queueing behavior of data traffic. For the packet voice multiplexer, both inpur state and voice buffer occupancy are formulated by a two-dimensional Markov chain. For the integrated voice/data multiplexer we use a three-dimensional Markov chain that represents the input voice state and the buffer occupancies of voice and data. With these models, the numerical results for the performance have been obtained by the Gauss-Seidel iteration method. The analytical results have been verified by computer simylation. From the results we have found that there exist tradeoffs among the number of voice users, output link capacity, voic queue size and overflow probability for the voice traffic, and also exist tradeoffs among traffic load, data queue size and oveflow probability for the data traffic. Also, there exists a tradeoff between the performance of voice and data traffics for given inpur traffics and link capacity. In addition, it has been found that the average queueing delay of data traffic is longer than the maximum buffer size, when the gain of time assignment speech interpolation(TASI) is more than two and the number of voice users is small.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.39C no.8
• /
• pp.615-625
• /
• 2014

Ministry of National Defense, MND, established a "Master Plan of Military Facility" in 2010 based on the defense reform to prepare for future war. It was a plan for consolidating small military facilities into battalion units, reflecting on and preparing for the needs of various changes in defense environment as well as balanced growth of ROK Army, Navy, and Air Force. However, to move forward with "Military Facility Master Plan," current design criteria for military facilities need to be revised to be enacted due to numerous calculation errors in facility footprints because of the absence of a sound facility criteria. Because the future war environment will be changed from Platform basis to Network Centric Warfare basis, Command & Control capability of C4I systems is getting more important. Therefore, Successful mission accomplishment can be secured by convergence of facility and military Information Technology(IT). So, MND should quickly prepare for the operational guidance, design criteria and policy that are suitable for Network Centric Warfare accomplishment, and implement infrastructure of IT and installation of C2 facility in conjunction with consolidation movement of military facilities. In this paper, we propose the defense I3A framework in order to solve this problem.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.42 no.8 s.338
• /
• pp.15-26
• /
• 2005

In this paper, we propose an efficient $GF(2^m)$ multi-segment multiplier architecture and study its application to elliptic curve cryptography processors. The multi-segment based ECC datapath has a very small combinational multiplier to compute partial products, most of its internal data buses are word-sized, and it has only a single m bit multiplexer and a single m bit register. Hence, the resource requirements of the proposed ECC datapath can be minimized as the segment number increases and word-size is decreased. Hence, as compared to the ECC processor based on digit-serial multiplication, the proposed ECC datapath is more efficient in resource usage. The resource requirement of ECC Processor implementation depends not only on the number of basic hardware components but also on the complexity of interconnection among them. To show the realistic area efficiency of proposed ECC processors, we implemented both the ECC processors based on the proposed multi-segment multiplication and digit serial multiplication and compared their FPGA resource usages. The experimental results show that the Proposed multi-segment multiplication method allows to implement ECC coprocessors, requiring about half of FPGA resources as compared to digit serial multiplication.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.22 no.11
• /
• pp.1101-1110
• /
• 2011

This paper presents a printed, wideband folded monopole antenna for laptop and tablet computer applications. The proposed antenna is designed to cover bandwidth(2.3~10.6 GHz) of Bluetooth, WiMAX, and UWB system by using the printed folded monopole antenna having asymmetrical line width coupling with a parasitic inverted- L element. Also, wireless LAN band(5.15~5.85 GHz) which interferes with UWB system is rejected by inserting half-wavelength open stub in the folded monopole antenna. -10 dB bandwidth of the fabricated wideband antenna is 2.27~10.6 GHz (4.7:1) and -10 dB band-rejected bandwidth is measured as 700 MHz(5.15~5.85 GHz, 12.72 %). The gain and efficiency of the antenna except for the rejected band are higher than 3.93 dBi and 91.89 % and are measured as -2 dBi and 14.65 % at 5.5 GHz which is band-rejected frequency. The size of the antenna is suitable to install for small space of tablet and laptop computers as 12.75(1 ${\lambda}$/10)${\times}$12(1 ${\lambda}$/11) $mm^2$(${\lambda}$ is free space wavelength at 2.3 GHz). Therefore, we verified that the designed antenna is appropriate for wideband antenna of tablet and laptop PC applications.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.48 no.9
• /
• pp.31-39
• /
• 2011

In this paper, we propose a signal readout system with small area and low power consumption for CNT sensor arrays. The proposed system consists of signal readout circuitry, a digital controller, and UART I/O. The key components of the signal readout circuitry are 64 transimpedance amplifiers (TIA) and SAR-ADC with 11-bit resolution. The TIA adopts an active input current mirror (AICM) for voltage biasing and current amplification of a sensor. The proposed architecture can reduce area and power without sampling rate degradation because the 64 TIAs share a variable gain amplifier (VGA) which needs large area and high power due to resistive feedback. In addition, the SAR-ADC is designed for low power with modified algorithm where the operation of the lower bits can be skipped according to an input voltage level. The operation of ADC is controlled by a digital controller based on UART protocol. The data of ADC can be monitored on a computer terminal. The signal readout circuitry was designed with 0.13${\mu}m$ CMOS technology. It occupies the area of 0.173 $mm^2$ and consumes 77.06${\mu}W$ at the conversion rate of 640 samples/s. According to measurement, the linearity error is under 5.3% in the input sensing current range of 10nA - 10${\mu}A$. The UART I/O and the digital controller were designed with 0.18${\mu}m$ CMOS technology and their area is 0.251 $mm^2$.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.8 no.2
• /
• pp.185-196
• /
• 1997

By considering the definition and application of resolution as well as the concept and theory of SAR, the essential contents of the SAR design and analysis are described. This paper is to compare and analyze the resolution performance capability of three techniques for achieving azimuth resolution such as the real aperture, the unfocused and the focused techniques, through the simulation. Simulation is performed to make the restricted conditions for the unfocused technique that can be implemented by the less commputing load of signal processingand the lower cost. Through the mission analysis, the use of SAR image can be applied for estimation of whole situation at the regional area in the field of military demands for tactical purpose as well as civilian demands for the damage of disaster. RPV and sall or medium aircraft are selected to carry the SAR for these purposes and the proper resolution turns ou 5~15 m. The trade-off study of variables through the simulations results in the proper conditions such that range is less 3, 000 m, Wavelength is 1~10 m, and the raw signals and results processed by three techniques for two point targets are exhibited undr such conditions. Therefore, at some points, the result of this paper si proposed for useful applications of unforcused technique in the restricted conditions except the identification of the small target at a long range re- quired for high resolution.

• Journal of Advanced Marine Engineering and Technology
• /
• v.39 no.1
• /
• pp.86-93
• /
• 2015

Recently, the development of Maritime Service Portfolios (MSPs) for the safe navigation of ship has been discussed internationally. For the successful service of the MSPs, first of all, studies for the standardization about the structure and data structure of MSPs should be preceded. Also, it is necessary to evaluate and assess whether the services are effective for safe navigation, and provided data and portrayal methods are proper. However, because great dangers will be accompanied when untested MSPs about their effectiveness and safety are applied in real ship navigation, it is necessary that effectiveness and safety of the MSPs should be proven under various navigational conditions and environments by simulation. In this paper, we propose a 3D navigation simulation system using desktop PC environment, which is proper for evaluating the effectiveness of MSPs. The system consists of three modules which are simulation scenario editor, 3D visualization of navigational environment and 2D navigational equipment. The scenario editor module provides an environment setting for simulation, such as properties, routes and positions of vessels and aids to navigations. It also provides functions to create a scenario for the simulation to operate. Additionally, the 3D visualization module provides 3D navigational environment which shows interplay between geographical and navigational environment based on the created scenario. The 2D navigational equipment module provides visualization functions of various navigational equipment, shows the interaction between ship's navigational equipment and ship's environment. The simulation scenario, in which various kinds of ships are routing in the port, is created by the developed simulation system, and experimented whether this developed system is appropriate to evaluate and assess the MSPs developed by the International Maritime Organization.