• Journal of Information Display
• /
• 제2권3호
• /
• pp.78-85
• /
• 2001

The growth of carbon nanotubes(CNTs) in anodic aluminum oxide(AAO) template and their application to a field emitter are described. AAO templates were fabricated by anodizing bulk aluminum and sputtered thin Al film on Nb-coated Si wafers. After Co catalyst had been electrochemically deposited into the bottom of the pores in AAO template, CNTs were grown by pyrolyzing $C_2H_2$. Depending on the reaction conditions, CNTs grew up to or over the top of the pores in AAO template with different structures. The morphology and structure of CNTs were observed with a scanning electron microscope and a transmission electron microscope. The diameter of CNTs strongly depended on the size of the pores in AAO template and the growing conditions. The electron field emission measurement of the samples resulted in the turn-on field of 1.9-2.2 $V/{\mu}m$ and the field enhancement factor of 2450-5200. The observation of high field enhancement factors is explained in terms of low field screening effect.

• 한국표면공학회지
• /
• 제48권1호
• /
• pp.23-26
• /
• 2015

What causes the transformation of a solar cell is the behavior difference of thermal expansion occurred between the substrate and the layer of semiconductor used in the solar cell. Therefore, the substrate has to possess a behavior of thermal expansion that is similar with that of semiconductor layer. This study employed electroforming to manufacture Fe-Ni alloy materials of different compositions. To verify the result from a finite element analysis, a two-dimensional Mo substrate was calculated and its verification experiment was conducted. The absolute values from the finite element analysis of Mo/substrate structure and its verification experiment showed a difference. However, the size of residual stress of individual substrate compositions had a similar tendency. Two-dimensional CIGS/Mo/$SiO_2$/substrate was modeled. Looking into the residual stress of CIGS layer occurred while the temperature declined from $550^{\circ}C$ to room temperature, the smallest residual stress was found with the use of Fe-52 wt%Ni substrate material.

• 전자공학회논문지A
• /
• 제32A권12호
• /
• pp.149-158
• /
• 1995

This paper describes the development of a software tool LCD FRAME that may guide the analyzing process for the electrical characteristics and the design procedure for constructing the thin film transistor liquid crystal display(TFT/LCD) packages. LCD FRAME can analyze its electrical characteristics from the TFT/LCD system package configuration, and provide the design variables to meet the user's requirements. These analysis and design procedure can be done in real time according to the model at simplified package level of TFT/LCD. LCD_FRAME is an object-oriented expert system which considers package elements as objects. With this LCD_FRAME software tool, we analyzed the I-V characteristics of a-Si TFT and its signal distortion which has maximum 1.58 $\mu$s delay along the panel scan line of the package containing 480 ${\times}$ 240 pixels. We designed the package structure of maximum 6.35 $\mu$s signal delays and 3360 ${\times}$ 780 pixels, and as a result we showed that the proper structure of 20 $\mu$m scan line width, 60$\mu$m panel TFT gate width and 8 $\mu$m gate length. This LCD_FRAME software tool provides results of the analysis and the design in the form of input files of the SPICE program, text data files, and graphic charts.

• 전기의세계
• /
• 제29권8호
• /
• pp.524-531
• /
• 1980

In order to investigate the effect of inorganic dielectric fine particle mixed in Low Density Polyethylene on the deterioration by treeing, a comparative study for initiation and development of the tree has been carried out between the pure thin film specimen and the same geometrical specimen mixed with a constant weight percent by a defiend particle size of $Al_{2}$O$_{3}$ and SiO$_{2}$, having larger dielectric constants than that of the base material. According to the results, it has been observed that as increasing dielectric constant, the initiation of tree is expedited, however, the development of the tree reached at the surface of filler particles shows the suppressive trends. From these facts, a reasonable interpretation may be possible by considering the effect of intensified electrical field around the tip in the presence of filler particles, that the initiation and the development of tree are a mechanical break down process caused by Maxwell stress due to the concentration of electrical field at the tip. This suppressive effect is specifically suggestive for the reason that a discharge route must be constructed around the particle surface because of the intensified field strength near filler, which, in turn, reduces the geometrical curvature of the tip so that the local intensity of electrical field can be relaxed. Further more an experimental evidence for this assumption was able to observe in this investigation.

• 한국전기전자재료학회논문지
• /
• 제36권1호
• /
• pp.16-22
• /
• 2023

In a solar cell, degradation refers to the decrease in performance parameters caused by defects originated due to various causes. During the fabrication process of solar cells, degradation is generally related to the processes such as passivation or firing. There exist sources of many types of degradation; however, the exact cause of Light and elevated Temperature Induced Degradation (LeTID) is yet to be determined. It is reported that the degradation and the regeneration occur due to the recombination of hydrogen and an arbitrary substance. In this paper, we report the deposition of Al₂O₃ and SiN_X on silicon wafers used in the Passivated Emitter and Rear Contact (PERC) solar structure and its degradation pattern. A higher degradation rate was observed in the sample with single layer of Al₂O₃ only, which indicates that the degradation is affected by the presence or the absence of a passivation thin film. In order to alleviate the degradation, optimization of different steps should be carried out in consideration of degradation in the solar cell fabrication process.

• 한국진공학회:학술대회논문집
• /
• 한국진공학회 2009년도 제38회 동계학술대회 초록집
• /
• pp.14-15
• /
• 2010

Recently there has been growing interest in topological insulators or the quantum spin Hall (QSH) phase, which are insulating materials with bulk band gaps but have metallic edge states that are formed topologically and robust against any non-magnetic impurity [1]. In a three-dimensional material, the two-dimensional surface states correspond to the edge states (topological metal) and their intriguing nature in terms of electronic and spin structures have been experimentally observed in bulk Bi1-xSbx single crystals [2,3,4]. However, if we want to know the transport properties of these topological metals, high purity samples as well as very low temperature will be needed because of the contribution from bulk states or impurity effects. In a recent report, it was also shown that an intriguing coupling between the surface and bulk states will occur [5]. A simple solution to this bothersome problem is to prepare a topological metal on an ultrathin film, in which the surface-to-bulk ratio is drastically increased. Therefore in the present study, we have investigated if there is a method to make an ultrathin Bi1-xSbx film on a semiconductor substrate. From reflection high-energy electron diffraction observation, it was found that single crystal Bi1-xSbx films (0${\sim}30\;{\AA}A$ can be prepared on Si(111)-$7{\times}7$. The transport properties of such films were characterized by in situ monolithic micro four-point probes [6]. The temperature dependence of the resistivity for the x=0.1 samples was insulating when the film thickness was $240\;{\AA}A$. However, it became metallic as the thickness was reduced down to $30\;{\AA}A$, indicating surface-state dominant electrical conduction. Figure 1 shows the Fermi surface of $40\;{\AA}A$ thick Bi0.92Sb0.08 (a) and Bi0.84Sb0.16 (b) films mapped by angle-resolved photoemission spectroscopy. The basic features of the electronic structure of these surface states were shown to be the same as those found on bulk surfaces, meaning that topological metals can be prepared at the surface of an ultrathin film. The details will be given in the presentation.

• 한국재료학회:학술대회논문집
• /
• 한국재료학회 2003년도 춘계학술발표강연 및 논문개요집
• /
• pp.44-44
• /
• 2003

Growth mechanism of carbon nanotubes(CNTs) synthesized by chemical vapor deposition is abided by two growth modes. These growth modes are classified by the position of activated catalytic metal particle in the CNTs. Growth mode can be also affected by interaction between substrate and catalytic metal and induced energy such as thermal and plasma. We studied the reaction of catalytic metal to the substrate and growth mode of CNTs. Various substrates such as Si(100), graphite plate, coming glass, sapphire and AAO membrane are used to study the relation between catalytic metal and substrate in the synthesis of CNTs. For catalytic metal, thin film was deposited on various substrate via sputtering technique with a thickness of ∼20nm and magnetic fluids with none-sized particles were dispersed on AAO membrane. After laying process on AAO membrane, it was dried at 80$^{\circ}C$ for 8 hour. Synthesizing of CNTs was carried out at 900$^{\circ}C$ in NH3/C2H2 mixture gases flow for 10minutes.

• 한국결정학회지
• /
• 제14권2호
• /
• pp.93-104
• /
• 2003

The crystals of group-Ⅲ nitride semiconductors with wurtzite structure exhibit a strong polarity. Especially, GaN has characteristics of different growth rate, anisotropic electrical and optical properties due to the polarity. In this work, GaN epilayer was grown and the polarities of the crystals were observed by the chemical wet etching and SP-EFM. GaN thin films were deposited on c-plane A1₂O₃ substrate under the variations of growth conditions by HVPE such as the deposition temperature of the buffer layer, the deposition time, the ratio of Group-V and Ⅲ and the deposition temperature of the film. The adquate results were obtained under the conditions of 500℃, 90 seconds, 1333 and 1080℃, respectively. It is observed that the GaN layer grown without the buffer layer has N-polarity and the GaN layer grown on the buffer layer has Ga-polarity. Fine crystal single particles were grown on c-plane A1₂O₃ and SiO₂, layer. The external shape of the crystal shows ｛10-11｝｛10-10｝(000-1) planes as expected in the PBC theory and anisotropic behavior along c-axis is obvious. As a result of etching on each plane, (000-1) and ｛10-11｝planes were etched strongly due to the N-polarity and ｛10-10｝ plane was not affected due to the non-polarity. In the case of the crystal grown on c-plane A1₂O₃, two types of crystals were grown. They were hexagonal pyramidal-shape with ｛10-11｝plane and hexagonal prism with basal plane. The latter might be grown by twin plane reentrant edge (TPRE) growth.

• 한국진공학회:학술대회논문집
• /
• 한국진공학회 2010년도 제39회 하계학술대회 초록집
• /
• pp.287-287
• /
• 2010

We report a new direct patterning method, called liquid bridge-mediated nanotransfer molding (LB-nTM), for the formation of two- or three-dimensional structures with feature sizes between tens of nanometers and tens of micron over large areas. LB-nTM is based on the direct transfer of various materials from a mold to a substrate via a liquid bridge between them. This procedure can be adopted for automated direct printing machines that generate patterns of functional materials with a wide range of feature sizes on diverse substrates. Arrays of TIPS-PEN TFTs were fabricated on 4" polyethersulfone (PES) substrates by LB-nTM using PDMS molds. An inverted staggered structure was employed in the TFT device fabrication. A 150 nm-thick indium-tin oxide (ITO) gate electrode and a 200 nm-thick SiO2dielectric layer were formed on a PES substrate by sputter deposition. An array of TIPS-PEN patterns (thickness: 60 nm) as active channel layers was fabricated on the substrate by LB-nTM. The nominal channel length of the TIPS-PEN TFT was 10 mm, while the channel width was 135 mm. Finally, the source and drain electrodes of 200 nm-thick Ag were defined on the substrate by LB-nTM. The TIPS-PEN TFTs can endure strenuous bending and are also transparent in the visible range, and therefore potentially useful for flexible and invisible electronics.

• 한국전기전자재료학회논문지
• /
• 제24권12호
• /
• pp.935-938
• /
• 2011

The etching characteristics of ZnO and etch selectivities of ZnO to $SiO_2$ in $SF_6$/Ar plasma were investigated using Inductively-coupled-plasma (ICP). The maximum etch rates of ZnO were 6.5 nm/min at $SF_6$(50%)/Ar(50%), Source power (700 W), Bias power (250 W), Working pressure(8 mTorr). The etch rate of ZnO showed a non-monotonic behavior with increasing from 0% to 50% Ar fraction in $SF_6$/ Ar plasma. The plasma diagnostic were characterized using Optical Emission Spectroscopy (OES) analysis measurements.