• Title/Summary/Keyword: Set accelerator

Search Result 92, Processing Time 0.022 seconds

ASIP Design for Real-Time Processing of H.264 (실시간 H.264/AVC 처리를 위한 ASIP설계)

  • Kim, Jin-Soo;SunWoo, Myung-Hoon
    • Journal of the Institute of Electronics Engineers of Korea CI
    • /
    • v.44 no.5
    • /
    • pp.12-19
    • /
    • 2007
  • This paper presents an ASIP(Application Specific Instruction Set Processor) for implementation of H.264/AVC, called VSIP(Video Specific Instruction-set Processor). The proposed VSIP has novel instructions and optimized hardware architectures for specific applications, such as intra prediction, in-loop deblocking filter, integer transform, etc. Moreover, VSIP has hardware accelerators for computation intensive parts in video signal processing, such as inter prediction and entropy coding. The VSIP has much smaller area and can dramatically reduce the number of memory access compared with commercial DSP chips, which result in low power consumption. The proposed VSIP can efficiently perform in real-time video processing and it can support various profiles and standards.

An Efficient Bit Stream Instruction-set for Network Packet Processing Applications (네트워크 패킷 처리를 위한 효율적인 비트 스트림 명령어 세트)

  • Yoon, Yeo-Phil;Lee, Yong-Surk;Lee, Jung-Hee
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.45 no.10
    • /
    • pp.53-58
    • /
    • 2008
  • This paper proposes a new set of instructions to improve the packet processing capacity of a network processor. The proposed set of instructions is able to achieve more efficient packet processing by accelerating integration of packet headers. Furthermore, a hardware configuration dedicated to processing overlay instructions was designed to reduce additional hardware cost. For this purpose, the basic architecture for the network processor was designed using LISA and the overlay block was optimized based on the barrel shifter. The block was synthesized to compare the area and the operation delay, and allocated to a C-level macro function using the compiler known function (CKF). The improvement in performance was confirmed by comparing the execution cycle and the execution time of an application program. Experiments were conducted using the processor designer and the compiler designer from Coware. The result of synthesis with the TSMC ($0.25{\mu}m$) from Synopsys indicated a reduction in operation delay by 20.7% and an improvement in performance of 30.8% with the proposed set of instructions for the entire execution cycle.

Empirical Analysis of Accelerator Investment Determinants Based on Business Model Innovation Framework (비즈니스 모델 혁신 프레임워크 기반의 액셀러레이터 투자결정요인 실증 분석)

  • Jung, Mun-Su;Kim, Eun-Hee
    • Asia-Pacific Journal of Business Venturing and Entrepreneurship
    • /
    • v.18 no.1
    • /
    • pp.253-270
    • /
    • 2023
  • Research on investment determinants of accelerators, which are attracting attention by greatly improving the survival rate of startups by providing professional incubation and investment to startups at the same time, is gradually expanding. However, previous studies do not have a theoretical basis in developing investment determinants in the early stages, and they use factors of angel investors or venture capital, which are similar investors, and are still in the stage of analyzing importance and priority through empirical research. Therefore, this study verified for the first time in Korea the discrimination and effectiveness of investment determinants using accelerator investment determinants developed based on the business model innovation framework in previous studies. To this end, we first set the criteria for success and failure of startup investment based on scale-up theory and conducted a survey of 22 investment experts from 14 accelerators in Korea, and secured valid data on a total of 97 startups, including 52 successful scale-up startups and 45 failed scale-up startups, were obtained and an independent sample t-test was conducted to verify the mean difference between these two groups by accelerator investment determinants. As a result of the analysis, it was confirmed that the investment determinants of accelerators based on business model innovation framework have considerable discrimination in finding successful startups and making investment decisions. In addition, as a result of analyzing manufacturing-related startups and service-related startups considering the characteristics of innovation by industry, manufacturing-related startups differed in business model, strategy, and dynamic capability factors, while service-related startups differed in dynamic capabilities. This study has great academic implications in that it verified the practical effectiveness of accelerator investment determinants derived based on business model innovation framework for the first time in Korea, and it has high practical value in that it can make effective investments by providing theoretical grounds and detailed information for investment decisions.

  • PDF

Anomaly Detection in Sensor Data

  • Kim, Jong-Min;Baik, Jaiwook
    • Journal of Applied Reliability
    • /
    • v.18 no.1
    • /
    • pp.20-32
    • /
    • 2018
  • Purpose: The purpose of this study is to set up an anomaly detection criteria for sensor data coming from a motorcycle. Methods: Five sensor values for accelerator pedal, engine rpm, transmission rpm, gear and speed are obtained every 0.02 second from a motorcycle. Exploratory data analysis is used to find any pattern in the data. Traditional process control methods such as X control chart and time series models are fitted to find any anomaly behavior in the data. Finally unsupervised learning algorithm such as k-means clustering is used to find any anomaly spot in the sensor data. Results: According to exploratory data analysis, the distribution of accelerator pedal sensor values is very much skewed to the left. The motorcycle seemed to have been driven in a city at speed less than 45 kilometers per hour. Traditional process control charts such as X control chart fail due to severe autocorrelation in each sensor data. However, ARIMA model found three abnormal points where they are beyond 2 sigma limits in the control chart. We applied a copula based Markov chain to perform statistical process control for correlated observations. Copula based Markov model found anomaly behavior in the similar places as ARIMA model. In an unsupervised learning algorithm, large sensor values get subdivided into two, three, and four disjoint regions. So extreme sensor values are the ones that need to be tracked down for any sign of anomaly behavior in the sensor values. Conclusion: Exploratory data analysis is useful to find any pattern in the sensor data. Process control chart using ARIMA and Joe's copula based Markov model also give warnings near similar places in the data. Unsupervised learning algorithm shows us that the extreme sensor values are the ones that need to be tracked down for any sign of anomaly behavior.

A Monochromatic X-Ray CT Using a CdTe Array Detector with Variable Spatial Resolution

  • Tokumori, Kenji;Toyofuku, Fukai;Kanda, Shigenobu;Ohki, Masafumi;Higashida, Yoshiharu;Hyodo, Kazuyuki;Ando, Masami;Uyama, Chikao
    • Proceedings of the Korean Society of Medical Physics Conference
    • /
    • 2002.09a
    • /
    • pp.411-414
    • /
    • 2002
  • The CdTe semiconductor detector has a higher detection efficiency for x-rays and $\square$amma rays and a wider energy band gap compared with Si and Ge semiconductor detectors. Therefore, the size of the detector element can be made small, and can be operated at room temperature. The interaction between a CdTe detector and incident x-rays is mainly photoelectric absorption in the photon energy range of up to 100 keV. In this energy range, Compton effects are almost negligible. We have developed a 256 channel CdTe array detector system for monochromatic x-ray CT using synchrotron radiation. The CdTe array detector system, the element size of which is 1.98 mm (h) x 1.98 mm (w) x 0.5 mm (t), was operated in photon counting mode. In order to improve the spatial resolution, we tilted the CdTe array detector against the incident parallel monochromatic x-ray beam. The experiments were performed at the BL20B2 experimental hutch in SPring-8. The energy of incident monochromatic x-rays was set at 55 keV. Phantom measurements were performed at the detector angle of 0, 30 and 45 degrees against the incident parallel monochromatic x-rays. The linear attenuation coefficients were calculated from the reconstructed CT images. By increasing the detector angle, the spatial resolutions were improved. There was no significant difference between the linear attenuation coefficients which were corrected by the detector angle. It was found that this method was useful for improving the spatial resolution in a parallel monochromatic x-ray CT system.

  • PDF

SNU 1.5 MV Van de Graaff Accelerator (V) -on the Operation of the High Voltage Stabilization System- (NU 1.5MV 반데그라프 가속기 (V) -고전압 안정화 계통의 동작-)

  • Bae, Y.D.;Bak, H.I.;Chung, K.H.;Woo, H.J.;Choi, B.H.
    • Nuclear Engineering and Technology
    • /
    • v.19 no.2
    • /
    • pp.115-121
    • /
    • 1987
  • A high voltage stabilization system for the SNU 1.5MV Tandem Van do Graaff accelerator was set up and its operational characteristics were examined and optimized. The optimum parameters of beam transport system were experimentally determined, and under the proper condition the accelerated proton beam current of 350nA was obtained at the target chamber. Without the high voltage stabilization the observed magnitude of voltage fluctuation was $\Delta$V/ V=5.2$\times$10$^{-3}$ without ion beam and 7.2$\times$10$^{-3}$ with ion beam, respectively, and its apparent ripple frequency for voltage fluctuations was about 3Hz or less. Through the optimized operation of the high voltage stabilization system, the terminal voltage fluctuation was reduced to $\Delta$V/V=2.45$\times$10$^{-4}$ and the energy stability with $\Delta$E/E=2.44$\times$10$^{-4}$ was steadily maintained at the 247.3kV terminal voltage, and the stabilization factor was deduced to be 29.4.

  • PDF

Design Consideration of Optimal Seating Package by Generating Korean Manikins (한국형 마네킨 구현에 의한 최적 시팅 패키지 설계 치수 제안)

  • Lee, Yeong-Sin;Park, Se-Jin;Nam, Yun-Ui;Song, Geun-Yeong
    • Journal of the Ergonomics Society of Korea
    • /
    • v.18 no.2
    • /
    • pp.57-69
    • /
    • 1999
  • The primary objective of this research was to suggest the design dimensions of automotive seating package that has an important effect upon seating package design. To conduct the research, a set of manikin dimensions that are representative for Korean was determined by using a statistical scheme. With these dimensions, we generated nine manikins for male and female, respectively. Also, the preferred driving posture was investigated using the experimental setup. To find each joint angle for subjects, a driving monitoring system was developed and a three dimensional motion analysis system was employed. The joint angle for the subject was established and compared with related literature. With the generated manikins and each joint angle, the driving posture was simulated by using SAFEWORK that is a program to generate manikins. The positions and adjustable ranges from the accelerator heel point to the hip point and the steering wheel center point that are important variables in order to design seating package were suggested. Further research is needed to determine the seating package dimensions three dimensionally.

  • PDF

X-Ray Magnetic Circular Dichroism (X-선 자기 원형 이색성)

  • Kim, Jae-Young
    • Journal of the Korean Magnetics Society
    • /
    • v.20 no.5
    • /
    • pp.201-205
    • /
    • 2010
  • X-ray magnetic circular dichroism (XMCD) has been used as an important tool of magnetics due to its unique abilities to measure element-specific magnetic properties and to separate the orbital and the spin magnetic moments. These abilities allow researchers to access the microscopic origin of the magnetic properties of transition metal and rare earth compounds. In this report, I explain the principle of XMCD and the experimental set-up. Recent a few research examples using XMCD will be also introduced.

Preventing Fast Wear-out of Flash Cache with An Admission Control Policy

  • Lee, Eunji;Bahn, Hyokyung
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.15 no.5
    • /
    • pp.546-553
    • /
    • 2015
  • Recently, flash cache is widely adopted as the performance accelerator of legacy storage systems. Unlike other cache media, flash cache should be carefully managed as it has peculiar characteristics such as long write latency and limited P/E cycles. In particular, we make two prominent observations that can be utilized in managing flash cache. First, a serious worn-out problem happens when the working-set of a system is beyond the capacity of flash cache due to excessively frequent cache replacement. Second, more than 50% of data has no hit in flash cache as it is a second level cache. Based on these observations, we propose a cache admission control policy that does not cache data when it is first accessed, and inserts it into the cache only after its second access occurs within a certain time window. This allows the filtering of data disruptive to flash cache in terms of endurance and performance. With this policy, we prolong the lifetime of flash cache 2.3 times without any performance degradations.

MultiRing An Efficient Hardware Accelerator for Design Rule Checking (멀티링 설계규칙검사를 위한 효과적인 하드웨어 가속기)

  • 노길수;경종민
    • Journal of the Korean Institute of Telematics and Electronics
    • /
    • v.24 no.6
    • /
    • pp.1040-1048
    • /
    • 1987
  • We propose a hardware architecture called Multiring which is applicable for various geometrical operations on rectilinear objects such as design rule checking in VLSI layout and many image processing operations including noise suppression and coutour extraction. It has both a fast execution speed and extremely high flexibility. The whole architecture is mainly divided into four parts` I/O between host and Multiring, ring memory, linear processor array and instruction decoder. Data transmission between host and Multiring is bit serial thereby reducing the bandwidth requirement for teh channel and the number of external pins, while each row data in the bit map stored in ring memory is processed in the corresponding processor in full parallelism. Each processor is simultaneously configured by the instruction decoder/controller to perform one of the 16 basic instructions such as Boolean (AND, OR, NOT, and Copy), geometrical(Expand and Shrink), and I/O operations each ring cycle, which gives Multiring maximal flexibility in terms of design rule change or the instruction set enhancement. Correct functional behavior of Multiring was confirmed by successfully running a software simulator having one-to-one structural correspondence to the Multiring hardware.

  • PDF