Browse > Article

An Efficient Bit Stream Instruction-set for Network Packet Processing Applications  

Yoon, Yeo-Phil (Electrical and Electronic Engineering, Yonsei University)
Lee, Yong-Surk (Electrical and Electronic Engineering, Yonsei University)
Lee, Jung-Hee (Electronics and Telecommunications Research Institute)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SD / v.45, no.10, 2008 , pp. 53-58 More about this Journal
Abstract
This paper proposes a new set of instructions to improve the packet processing capacity of a network processor. The proposed set of instructions is able to achieve more efficient packet processing by accelerating integration of packet headers. Furthermore, a hardware configuration dedicated to processing overlay instructions was designed to reduce additional hardware cost. For this purpose, the basic architecture for the network processor was designed using LISA and the overlay block was optimized based on the barrel shifter. The block was synthesized to compare the area and the operation delay, and allocated to a C-level macro function using the compiler known function (CKF). The improvement in performance was confirmed by comparing the execution cycle and the execution time of an application program. Experiments were conducted using the processor designer and the compiler designer from Coware. The result of synthesis with the TSMC ($0.25{\mu}m$) from Synopsys indicated a reduction in operation delay by 20.7% and an improvement in performance of 30.8% with the proposed set of instructions for the entire execution cycle.
Keywords
Network; Instruction set; Bit Stream Processing; Accelerator; CKF;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Matthias Grunewald and 8 person, "Network Application Driven Instruction Set Extention for Embeded Processing Clusters.", in Proceedings of PARELEC, September 2004
2 J.Wagner and R. Leupers, "C Compiler Design for a Network Processor.", in IEEE Transctions on Computer-Aided Design, November 2001
3 Haiyong Xie, Li Zhao and Laxmi Bhuyan, "Architectural Analysis and Instruction-set Optimization for Design of Network Protocol Processors.", ACM, October 2003
4 Lal George and Mathias Blume, "Taming the IXP Network Processor", ACM 2003
5 Gokhan Memik, Seda Ogrenci Memik and William H.Mangione-Smith, "Design and Analysis of a Layer Seven Network Processor Accelator using Reconfigurable Logic." in IEEE Symposium, 2002
6 Woo-Kyeong Jeong and Yong-Surk Lee, "A Universal Shifter with Packed Data Formats", AEU 2003
7 Network Test Bench, EEMBC Inc. [Online]. Available: http://www.eembc.com
8 Tilman Wolf, "Design of a Instruction set for Modular Network Processor.", IBM Research Report, 27 October 2000
9 Bengu Li and Rajiv Gupta, "Bit Section Instruction Set Extention of ARM Processor Accelator Using Reconfiguration Logic.", ACM, October, 2002