• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.58 no.3
• /
• pp.591-597
• /
• 2009

The problem of controlling a finite-state asynchronous sequential machine is examined. The considered machine is governed by input/output control, where access to the state of the machine is not available. In particular, disturbance inputs can infiltrate into the asynchronous machine and provoke unauthorized state transitions. The control objective is to use output feedback to compensate the machine so that the closed-loop system drive the faulty asynchronous machine from a failed state to the original one. Necessary and sufficient condition for the existence of appropriate controllers are presented in a theoretical framework. As a case study, the closed-loop system of an asynchronous machine with the proposed control scheme is implemented in VHDL code.

• Journal of Institute of Control, Robotics and Systems
• /
• v.15 no.10
• /
• pp.967-973
• /
• 2009

The model matching problem of asynchronous sequential machines is to design a corrective controller such that the stable-state behavior of the closed-loop system matches that of a prescribed model. In this paper, we address model matching when the external input set consists of controllable inputs and uncontrollable ones. Like in the frame of supervisory control of Discrete-Event Systems (DES), uncontrollable inputs cannot be disabled and must be transmitted to the plant without any change. We postulate necessary and sufficient conditions for the existence of a corrective controller that solves model matching despite the influence of uncontrollable events. Whenever a controller exists, the algorithm for its design is outlined. To illustrate the physical meaning of the proposed problem, the closed-loop system of an asynchronous machine with the proposed control scheme is implemented in VHDL code.

• The Journal of the Korea institute of electronic communication sciences
• /
• v.17 no.3
• /
• pp.399-408
• /
• 2022

This paper proposes a corrective control system to achieve fault-tolerant control for input/output asynchronous sequential circuits vulnerable to transient faults violating fundamental mode operations. To overcome non-fundamental mode faults occurring in transient transitions of asynchronous sequential circuits, it is necessary to determine the end of unauthorized state transitions caused by the faults and to stably take the circuit from the faulty state to a desired state that is output equivalent with the normal next stable state. We address the existence condition for a proper output-feedback corrective controller that achieves fault diagnosis and fault-tolerant control for these non-fundamental mode faults. The corrective controller and asynchronous sequential circuit are implemented on field-programming gate array to demonstrate the synthesis procedure and applicability of the proposed control scheme.

• Journal of Institute of Control, Robotics and Systems
• /
• v.5 no.4
• /
• pp.403-410
• /
• 1999

In this study, a parallel algorithm has been developed that can quickly solve the optiaml control problem of large-scale dynamic systems. The algorithm adopts the sequential quadratic programming methods and achieves domain decomposition-type parallelism in computing sensitivities for search direction computation. A silicon wafer thermal process problem has been solved using the algorithm, and a parallel efficiency of 45% has been achieved with 16 processors. Practical methods have also been investigated in this study as a way to further speed up the computation time.

• Proceedings of the KIEE Conference
• /
• 2006.10c
• /
• pp.273-275
• /
• 2006

Ladder Diagram(LD) is the most widely utilized among many sorts of existing programs using for the design of process control system. But it is very difficult to grasp sequential flow of control logic. In this paper, we proposed the method that we can control a lot of blocks. We used PLC in process control system. And, in order to design we used Sequential Function Chart(SFC). In this paper, we proposed the method of block contro. and confirmed feasibility through a simulation.

• Journal of Multimedia Information System
• /
• v.6 no.4
• /
• pp.323-328
• /
• 2019

In this paper, a method of constructing an advanced sequential circuit over finite fields is proposed. The method proposed an algorithm for assigning all elements of finite fields to digital code from the properties of finite fields, discussed the operating characteristics of T-gate used to construct sequential digital system of finite fields, and based on this, formed sequential circuit without trajectory. For this purpose, the state transition diagram was allocated to the state dependency code and a whole table was drawn showing the relationship between the status function and the current state and the previous state. The following status functions were derived from the status function and the preceding table, and the T-gate and the device were used to construct the sequential circuit. It was confirmed that the proposed method was able to organize sequential digital systems effectively and systematically.

• Journal of the Institute of Electronics Engineers of Korea SC
• /
• v.45 no.4
• /
• pp.11-19
• /
• 2008

The problem of controlling asynchronous sequential machines is addressed in this paper Corrective control means to make behavior of an asynchronous sequential machine equal to that of a given model. The main objective is to develope a corrective controller, especially when a model is given as nondeterministic, or a set of reference models. We first review representation of nondeterministic models and model matching problems with nondeterministic models, which are presented in the companion paper. We then propose necessary and sufficient conditions for the existence of corrective controllers and describe their design procedure. To show the applicability, the proposed control scheme is demonstrated in an example.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.13 no.1
• /
• pp.58-64
• /
• 2013

In this paper, two new flip-flop circuits with PCRAM latches that are FF-1 and FF-2, respectively, are proposed not to waste leakage during sleep time. Unlike the FF-1 circuit that has a normal PCRAM latch, the FF-2 circuit has a selective write latch that can reduce the switching activity in writing operation to save switching power at sleep-in moment. Moreover, a sequential sleep-in control is proposed to reduce the rush current peak that is observed at the sleep-in moment. From the simulation of storing '000000' to the PCRAM latch, we could verify that the proposed FF-1 and FF-2 consume smaller power than the conventional 45-nm FF if the sleep time is longer than $465{\mu}s$ and $95{\mu}s$, respectively, at $125^{\circ}C$. For the rush current peak, the sequential sleep-in control could reduce the current peak as much as 77%.

• Journal of Electrical Engineering and Technology
• /
• v.10 no.1
• /
• pp.388-394
• /
• 2015

The inrush current of a large inductive load can be reduced with a soft starter; however, the large inrush current caused by simultaneous bulk starts (SBSs) cannot be effectively reduced. In order to reduce the high inrush current and voltage sag owing to the SBSs of large capacity inductive loads within a power network, a novel hybrid sequential start control system is proposed, implemented on embedded systems, and evaluated with a testbed in this study. From the experimental and simulation results of the proposed control system, the inrush current could be effectively restricted below the maximum current capacity of a power distributing board. Moreover, with the proposed system, power cost typically dictated by the peak power consumption can be fairly reduced, and the quality of the power system connected to the inductive loads can be efficiently increased.

• Journal of Institute of Control, Robotics and Systems
• /
• v.11 no.3
• /
• pp.254-261
• /
• 2005

Time-optimal performances are analyzed in the sense of inner loop. A varying-time sharing thrusting logic is suggested as a new sequential paired thrusting logic for fast maneuvers of satellites with coupled thruster configuration. Its time-optimal maneuvering performance is compared with two conventional thrusting logics: separate thrusting logic and constant-time sharing sequential paired thrusting logic. It is found that the newly suggested varying-time sharing thrusting logic can be easily implemented by adjusting the conventional constant-time logic with its thrust on-time, while it can reduce the maneuvering time enormously as much as the separate thrusting logic. The performance of the logic is simulated on the agile maneuvering spacecraft model KOMPSAT-II.