• Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
• /
• v.29 no.10
• /
• pp.73-82
• /
• 2015

This paper proposes an ripple reduction algorithm and analyzes the effects of offset and scale errors generated by voltage sensor while measuring grid voltage in grid-tied single-phase inverters. Generally, the grid-connected inverter needs to detect the phase angle information by measuring grid voltage for synchronization, so that the single-phase inverter can be accurately driven based on estimated phase angle information. However, offset and scale errors are inevitably generated owing to the non-linear characteristics of voltage sensor and these errors affect that the phase angle includes 1st harmonic component under using SRF-PLL(Synchronous Reference Frame - Phase Locked Loop) system for detecting grid phase angle. Also, the performance of the overall system is degraded from the distorted phase angle including the specific harmonic component. As a result, in this paper, offset and scale error due to the voltage sensor in single-phase grid connected inverter under SRF-PLL is analyzed in detail and proportional resonant controller is used to reduce the ripples caused by the offset error. Especially, the integrator output of PI(Proportional Integral) controller in SRF-PLL is selected as an input signal of the proportional resonant controller. Simulation and experiment are performed to verify the effectiveness of the proposed algorithm.

• Journal of Power Electronics
• /
• v.11 no.4
• /
• pp.576-582
• /
• 2011

This paper presents a novel control strategy for selective compensation of power quality (PQ) problems, depending upon the limited rating of voltage source inverters (VSIs), through a unified power quality conditioner (UPQC) in a three-phase four-wire distribution system. The UPQC is realized by the integration of series and shunt active power filters (APFs) sharing a common dc bus capacitor. The shunt APF is realized using a three-phase, four-leg voltage source inverter (VSI), while a three-leg VSI is employed for the series APF of the three-phase four-wire UPQC. The proposed control scheme for the shunt APF, decomposes the load current into harmonic components generated by consumer and distorted utility. In addition to this, the positive and negative sequence fundamental frequency active components, the reactive components and harmonic components of load currents are decomposed in synchronous reference frame (SRF). The control scheme of the shunt APF performs with priority based schemes, which respects the limited rating of the VSI. For voltage harmonic mitigation, a control scheme based on SRF theory is employed for the series APF of the UPQC. The performance of the proposed control scheme of the UPQC is validated through simulations using MATLAB software with its Simulink and Power System Block set toolboxes.

• Journal of Power Electronics
• /
• v.17 no.3
• /
• pp.704-715
• /
• 2017

For three-phase synchronization applications, the synchronous reference frame phase-locked loop (SRF-PLL) is probably the most widely used technique due to its ease of implementation and satisfactory phase tracking performance under ideal grid conditions. However, under unbalanced and distorted grid conditions, its performance tends to worsen. To deal with this problem, a variety of filtering stages have been proposed and used in SRF-PLLs for the rejection of disturbance components at the cost of degrading the dynamic performance. In this paper, to improve dynamic performance without compromising the filtering capability, an effective hybrid filtering stage is proposed and incorporated into the inner loop of a quasi-type-1 PLL (QT1-PLL). The proposed filtering stage is a combination of a moving average filter (MAF) and a modified delay signal cancellation (DSC) operator in cascade. The time delay caused by the proposed filtering stage is smaller than that in the conventional MAF-based and DSC-based PLLs. A small-signal model of the proposed PLL is derived. The stability is analyzed and parameters design guidelines are given. The effectiveness of the proposed PLL is confirmed through experimental results.

• Proceedings of the KIPE Conference
• /
• 2011.11a
• /
• pp.271-272
• /
• 2011

본 논문은 SOGI를 이용한 정상분 전압 검출을 기반으로 하는 SRF(synchronous reference frame)-PLL(phase locked loop) 시스템을 제안한다. 일반화된 2차 적분기의 이중으로 사용하여 QSG(Quadrature-signals generator)의 성능을 개선하여 전압 불평형, 고조파 왜곡 등으로 인한 오차 발생 시에도 빠르고 정확한 위상 검출이 가능하도록 하였으며 본 논문에서 제시한 알고리즘은 PSIM 프로그램 결과를 통하여 타당성을 입증한다.

• KIEE International Transaction on Electrical Machinery and Energy Conversion Systems
• /
• v.4B no.3
• /
• pp.134-145
• /
• 2004

This paper presents and analyses protection schemes for a series active compensator, which consists of a Unified Power Quality Conditioner (UPQC) or a hybrid active power filter. The proposed series active compensator operates as a high impedance "k(D)" for the fundamental components of the power frequency during over current conditions in the distribution system. Two control strategies are proposed in this paper. The first strategy detects the fundamental source current using the p-q theory. The second strategy detects the fundamental component of the load current in the Synchronous Reference Frame (SRF). When over currents occur in the power distribution system momentarily, the proposed schemes protect the series active compensator without the need for additional protection circuits, and achieves excellent transient response. The validity of the proposed protection schemes is investigated through simulation and compared with experimental results using a hybrid active power filter systems.

• Proceedings of the KIPE Conference
• /
• 2001.07a
• /
• pp.543-547
• /
• 2001

A protection scheme for Unified Power Quality Conditioner (UPQC) is presented and analyzed in this paper. The proposed UPQC has the series active power filter operated as a high impedance k($\Omega$) to the fundamentals when short-circuit faults occur in the power distribution system, and three control strategies are proposed in this paper. The first is the method by detecting the fundamental source current through the p-q theory, the second is the method by detecting the fundamental component of load current in Synchronous Reference Frame(SRF) and the third is the method by detecting the input voltage. When the short-circuit fault occur in the power distribution system, the proposed scheme protects the UPQC without additional protection circuits. The validity of proposed protection scheme is investigated through simulation results.

• Proceedings of the KIPE Conference
• /
• 2014.07a
• /
• pp.281-282
• /
• 2014

본 논문은 FPGA 기반의 DSC-PLL(Delayed Signal Cancellation - Phase Locked Loop)을 설계하고, 왜곡된 3상전압 조건에서 위상추종결과를 비교실험 하였다. FPGA 구현 알고리즘은 Matlab/Simulink와 연동된 System Generator를 이용하여 DSC-PLL 모델을 설계하고, Verilog HDL 코드로 변환 하였다. 불평형 및 고조파를 포함한 왜곡된 3상 전압 조건에서 FPGA에 구현된 DSC-PLL과 SRF-PLL (Synchronous Reference Frame - Phase Locked Loop)의 d-q축 고조파 감쇠특성 및 위상추종능력을 실험을 통해 비교하였다. DSC-PLL은 약 5.44ms 이내에 d-q축 고조파 성분을 제거함으로써 정상분 기본파 전압의 위상을 빠르게 추종하는 것을 검증하였다.

• Proceedings of the KIPE Conference
• /
• 2012.07a
• /
• pp.494-495
• /
• 2012

본 논문은 LVRT 제어를 위한 계통 사고 상황에서도 정확한 위상각을 검출하기 위하여 일반화된 2차 적분기(Second Order Generalized Integrator)를 이용한 정상분 전압 검출을 기반으로 하며, 주파수 변동에도 강인성 제어가 가능한 DSOGI (Double Second Order Generalized Integrator) FLL(Frequency locked loop)을 제안한다. 실험을 통해 종래의 SRF(Synchronous reference frame) PLL, DSOGI PLL 제어와 비교, 분석을 통해 본 논문의 타당성을 입증한다.

• Journal of Electrical Engineering and Technology
• /
• v.8 no.3
• /
• pp.544-558
• /
• 2013

This paper proposes a simplified and efficient control scheme for Unified Power Quality Conditioner (UPQC) based on three-level (NPC) inverter capable to mitigate source current harmonics and compensate all voltage disturbances perturbations such us, voltage sags, swells, unbalances and harmonics. The UPQC is designed by the integration of series and shunt active filters (AFs) sharing a common dc bus capacitor. The dc voltage is maintained constant using proportional integral voltage controller. The shunt and series AF are designed using a three-phase three-level (NPC) inverter. The synchronous reference frame (SRF) theory is used to get the reference signals for shunt and the power reactive theory (PQ) for a series APFs. The reference signals for the shunt and series APF are derived from the control algorithm and sensed signals are injected in tow controllers to generate switching signals for series and shunt APFs. The performance of proposed UPQC system is evaluated in terms of power factor correction and mitigation of voltage, current harmonics and all voltage disturbances compensation in three-phase, three-wire power system using MATLAB-Simulink software and SimPowerSystem Toolbox. The simulation results demonstrate that the proposed UPQC system can improve the power quality at the common connection point of the non-linear load.

• Journal of Power Electronics
• /
• v.13 no.3
• /
• pp.487-496
• /
• 2013

The three-phase synchronous reference frame phase-locked loop (SRF-PLL) is widely used for synchronization applications in power systems. In this paper, a new control strategy for three-phase grid-connected LCL inverters without a PLL is presented. According to the new strategy, a current reference can be generated by using the instantaneous power control scheme and the proposed positive-sequence voltage detector. Through theoretical analysis, it is indicated that a high-quality grid current can be produced by introducing the new control strategy. In addition, a kind of independent control for reactive power can be achieved under unbalanced and distorted grid conditions. Finally, the excellent performance of the proposed control strategy is validated by means of simulation and experimental results.