• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.44 no.2
• /
• pp.25-33
• /
• 2007

In this paper, a fourth-order single-bit delta-sigma modulator is presented and implemented. The loop-filter is composed of both feedback and feedforward paths. Measurement results show that maximum 99dB dynamic range is achievable at a clock rate of 3.2MHz for 20kHz baseband. The proposed modulator has been fabricated in a $0.18{\mu}m$ standard CMOS process.

• Proceedings of the KIEE Conference
• /
• 2015.07a
• /
• pp.71-72
• /
• 2015

본 논문에서는 전자기유도현상을 이용한 에너지 하베스터의 AC 출력 전압을 DC 전압으로 바꾸는 고효율 정류회로를 제안한다. 하베스터에서 다이오드의 문턱전압보다 낮은 전압이 생산될 수도 있을 뿐더러, 더 높은 전압이 생산된다 해도 결국 다이오드 정류를 거치면 엄청난 손실이 생기기 때문에 기존의 다이오드를 이용한 정류회로는 작은 AC 전압을 생산해내는 전자기유도현상을 이용한 에너지 하베스터와는 맞지 않다. 따라서 제안하는 정류회로는 별도의 전원을 필요로 하지 않는 스위치 회로를 갖추어 MOSFET과 LC공진을 이용하여 부스팅 후 정류를 그 목적으로 한 고효율 정류회로이다. 본 논문에서는 MOSFET과 LC공진회로의 특성을 이용한 고효율 정류회로를 설계, 동작원리를 설명하고, PSIM 시뮬레이션을 통하여 그 유용성을 검증한다.

• The Transactions of the Korea Information Processing Society
• /
• v.4 no.7
• /
• pp.1781-1787
• /
• 1997

Future high speed networks are expected to use the Asynchronous Transfer Mode(ATM), which provides desired quality of service for the various traffic types(e.g., voice, video and data). Proper traffic control scheme helps ensure efficient and fair operation of networks. In this paper, we analyze various related traffic-control strategies and propose a new traffic control scheme and ATM control architecture with an integrated buffer management method and multi-thresholds in order to solve the problem of each class's cell loss ratio and cell delay in ATM networks. In addition, we evaluate the performance improvement of the proposed traffic control scheme through simulation. As shown in the result, the proposed traffic control scheme improves cell loss ratio in proportion to the buffer size.

• Journal of IKEEE
• /
• v.13 no.2
• /
• pp.208-215
• /
• 2009

The high efficiency power management IC(PMIC) with DT-CMOS(Dynamic Threshold voltage MOSFET) switching device for portable application is proposed in this paper. Because portable applications need high output voltages and low output voltage, Boost converter and Buck converter are embedded in One-chip. PMIC is controlled with PWM control method in order to have high power efficiency at high current level. DTMOS with low on-resistance is designed to decrease conduction loss. Boost converter and Buck converter, are based on Voltage-mode PWM control circuits and low on-resistance switching device, achieved the high efficiency near 92.1% and 95%, respectively, at 100mA output current. And Step-down DC-DC converter in stand-by mode below 1mA is designed with LDO in order to achive high efficiency.

• The Journal of The Korea Institute of Intelligent Transport Systems
• /
• v.12 no.3
• /
• pp.1-10
• /
• 2013

Most of the current traffic signal controller use load switches to transmit high voltage power to the signal lamps. The direct transmission of high voltage power may cause a lot of problems like leakages of electric power, obstructions of pedestrian, environmental disfigurements. To overcome these problems, the development of digital type signal controller has been trying in the various methods. Digital communication between a master controller and signal lamps is the most important part to improve control performance in the digital type controller. A communication system for the digital signal controller was developed in this study. The system bases on CAN specification, includes ID structure for most peripheral devices like loops, signal lamps, push buttons, police switches. The operability of this system verified with a software based CAN simulation tool.

• Journal of the Korea Society of Computer and Information
• /
• v.15 no.2
• /
• pp.99-107
• /
• 2010

SNMP(Simple Network Management Protocol) is most commonly used as a standard protocol for effective network management by supporting the increasing size of the network and the variety of network elements such as router, switch, server and so on. However, SNMP has performance drawbacks of network overhead, processing latency, and the inefficiency in data retrieval. In this paper, we propose two schemes to improve the performance of SNMP; 1) the first scheme to reduce the amount of redundant OID information within a SNMP-GetBulk response message, 2) the second scheme of newly proposed SNMP-GetUpdate message combined with the cache in MNS. Through the analysis with real experiments, we show that our first scheme reduces the network overhead and the second scheme improves the processing latency and the retrieval of SNMP MB tables. And, therefore the scalability of network management can be improved.

• The Journal of the Korea institute of electronic communication sciences
• /
• v.14 no.1
• /
• pp.225-234
• /
• 2019

By using the Triboelectric nanogenerators, known as TENG, we can take advantages of high conversion efficiency and continuous power output even with small vibrating energy sources. Nonlinear energy extraction techniques for Triboelectric vibration energy harvesting usually requires synchronized active electronic switches in most electronic interface circuits. This study presents a nonlinear energy harvesting with high energy conversion efficiency to harvest and save energies from human active motions. Moreover, the proposed design can harvest and store energy from sway motions around different directions on a horizontal plane efficiently. Finally, we conducted a comparative analysis of a multi-mode energy storage board developed by a silicon-based piezoelectricity and a transparent TENG cell. As a result, the experiment showed power generation of about 49.2mW/count from theses multi-fully harvesting source with provision of stable energy storages.

• Journal of IKEEE
• /
• v.12 no.3
• /
• pp.176-183
• /
• 2008

The high efficiency power management IC(PMIC) with DTMOS(Dynamic Threshold voltage MOSFET) switching device is proposed in this paper. PMIC is controlled with PWM control method in order to have high power efficiency at high current level. DTMOS with low on-resistance is designed to decrease conduction loss. The control parts in Buck converter, that is, PWM control circuits consist of a saw-tooth generator, a band-gap reference circuit, an error amplifier and a comparator circuit as a block. The Saw-tooth generator is made to have 1.2 MHz oscillation frequency and full range of output swing from ground to supply voltage(VDD:3.3V). The comparator is designed with two stage OP amplifier. And the error amplifier has 70dB DC gain and $64^{\circ}$ phase margin. DC-DC converter, based on Voltage-mode PWM control circuits and low on-resistance switching device, achieved the high efficiency near 95% at 100mA output current. And DC-DC converter is designed with LDO in stand-by mode which fewer than 1mA for high efficiency.