• Title/Summary/Keyword: S-47

Search Result 9,217, Processing Time 0.035 seconds

The Plan of U.S. Navy Aegis warship Modernization (미 해군의 이지스함 현대화 계획)

  • Park, Tae-yong
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2014.05a
    • /
    • pp.377-379
    • /
    • 2014

  • U.S. Navy had constructed 27 aegis cruisers from USS Ticonderoga(CG-47) and has been constructing aegis destroyers from USS Arleigh Burke(DDG-51). The aegis warships are the core anti-air forces of U.S. navy since 1983, the year of first aegis cruiser launching. U.S. Navy has been modernizing aegis warships to cope with advanced air threats. In this paper, it is reported that current status and analyzed report of U.S. Navy's aegis warships and aegis modernization plan.

  • PDF

A 12b 200KHz 0.52mA $0.47mm^2$ Algorithmic A/D Converter for MEMS Applications (마이크로 전자 기계 시스템 응용을 위한 12비트 200KHz 0.52mA $0.47mm^2$ 알고리즈믹 A/D 변환기)

  • Kim, Young-Ju;Chae, Hee-Sung;Koo, Yong-Seo;Lim, Shin-Il;Lee, Seung-Hoon
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.43 no.11 s.353
    • /
    • pp.48-57
    • /
    • 2006

  • This work describes a 12b 200KHz 0.52mA $0.47mm^2$ algorithmic ADC for sensor applications such as motor controls, 3-phase power controls, and CMOS image sensors simultaneously requiring ultra-low power and small size. The proposed ADC is based on the conventional algorithmic architecture with recycling techniques to optimize sampling rate, resolution, chip area, and power consumption. The input SHA with eight input channels for high integration employs a folded-cascode architecture to achieve a required DC gain and a sufficient phase margin. A signal insensitive 3-D fully symmetrical layout with critical signal lines shielded reduces the capacitor and device mismatch of the MDAC. The improved switched bias power-reduction techniques reduce the power consumption of analog amplifiers. Current and voltage references are integrated on the chip with optional off-chip voltage references for low glitch noise. The employed down-sampling clock signal selects the sampling rate of 200KS/s or 10KS/s with a reduced power depending on applications. The prototype ADC in a 0.18um n-well 1P6M CMOS technology demonstrates the measured DNL and INL within 0.76LSB and 2.47LSB. The ADC shows a maximum SNDR and SFDR of 55dB and 70dB at all sampling frequencies up to 200KS/s, respectively. The active die area is $0.47mm^2$ and the chip consumes 0.94mW at 200KS/s and 0.63mW at 10KS/s at a 1.8V supply.

  • PDF KSCI

Determination of Eupatilin in Human Plasma by Liquid Chromatography/Electrospray Ionization Tandem Mass Spectrometry

  • Lee, Hye-Won;Ji, Hye-Young;Kim, Hui-Hyun;Kim, Sook-Jin;Kim, Soon-Hoe;Kim, Won-Bae;Lee, Hye-Suk
    • Proceedings of the PSK Conference
    • /
    • 2003.10b
    • /
    • pp.223.2-223.2
    • /
    • 2003

  • A rapid, sensitive and selective liquid chromatography-tandem mass spectrometric (LC/MS/MS) method for the determination of eupatilin in human plasma was developed. Eupatilin and internal standard, (S)-[N-3-(4-(2-(1-methyl-5-tetrazolyl)-pyridine-5-y1)- 3-fluorophenyl)-2-oxo-5-oxazolidinyl]methyl acetamide (DA-7867) were extracted from human plasma by liquid-liquid extraction and analyzed on a phenyl-hexyl column with the mobile phase of acetonitrile-ammonium formate (10 mM, pH 3.0) (60:40, v/v). (omitted)

  • PDF