• Title/Summary/Keyword: Reset period

Search Result 75, Processing Time 0.026 seconds

The Relationship Between the Lag Time of the Discharge and the Characteristics of Mis-Discharge in an AC-PDP (AC-PDP의 방전지연 시간과 오방전 특성의 관계)

  • Shin, Jae-Hwa;Kim, Gun-Su
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.28 no.3
    • /
    • pp.149-153
    • /
    • 2015
  • As the temperature of the panel increases in AC-PDPs, the minimum driving voltage increases. Also, as the more the number of discharge increases in cells, the probability of the strong dark discharge in the reset period increases. In this study, we investigated the relationship between the lag time of the discharge and the mechanism of mis-discharges which are the black noise and bright noise. We conclude that the variation of time lag characterizes the properties of exo-electron emission from MgO. Thus, we found that the main factor of the mis-discharges is the rate of change of the electron emission ability from the MgO surface.

Design of the Low Energy Electron Detector for DITSAT-B

  • Park, Young-Wan-;Min, Kyoung-Wook
    • Bulletin of the Korean Space Science Society
    • /
    • 1993.10a
    • /
    • pp.22-22
    • /
    • 1993
  • We developed the low energy electron detector (LEED) for KITSAT-B which was launched on September 26, 1998. The sensor head is mounted on the top of the satellite so that it can measure the precipitating electron flux along the Magnetic field line in the auroral zone at 820 km altitude. The detector system is composed of 4 parts : the electrostatic analyzer, the spira10on detector, the discriminator / Preamplifier, and the interface to the spacecraft. The analyzer limits the access to the spiraltron only to the electrons of certain energies which are determined by the electrostatic field across the two coaxial cylindrical analyzer plates. The energy spectrum of the detector in consideration is about 100 eV to 6.7 KeV, which is swept in 1.6 seconds and divided into 16 bins. It 81so is 1.6 second reset period after each swept, We will discuss the technical features of the system as well as the future observational schedule.

  • PDF

Improvement of Address Discharge Characteristics Using Wall Charge on Common Electrodes in AC PDP (플라즈마 디스플레이 패널에서 공통전극에서의 벽전하를 이용한 기입방전특성의 향상)

  • Cho, Byung-Gwon
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.50 no.3
    • /
    • pp.174-178
    • /
    • 2013
  • A modified driving waveform is proposed to improve the address discharge characteristics using wall charge on the common electrodes in plasma display panel. In the driving scheme of plasma display, after a reset period, the negative charge are accumulated on two front electrodes and positive wall charge are accumulated on the address electrode. As the address discharge during an address period is produced when the scan and address pulses are applied at the same time, negative charge on the scan electrodes and positive charge on the address electrodes are mainly used. On the other hand, as the voltage are only maintained without applying the waveform during an address period on the common electrodes, the wall charge is not used on the common electrodes. In this paper, the address discharge characteristics are investigated with changing pulse applying time and applied voltage amplitude on the common electrodes and consequently the producing time of an address discharge are shortened about 200 ns compared with the conventional driving waveform.

Modeling and simulation of foxboro control system for YGN#3,4 power plant (영광 3,4호기 Foxboro 제어시스템 모델링 및 시뮬레이션)

  • 김동욱;이용관;유한성
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 1997.10a
    • /
    • pp.179-182
    • /
    • 1997
  • In a training simulator for power plant, operator's action in the MCR(Main Control Room) are given to plant process and computer system model as an inputs, and the same response as in real power plant is provided in real time. Inter-process communication and synchronization are especially important among various inputs. In the plant simulator, to simulate the digital control system such as FOXBORO SPEC-200 Micro control system, modification and adaptation of control card(CCC) and its continuous display station(CDS) is necessary. This paper describes the modeling and simulation of FOXBORO SPEC-200 Micro control system applied to Younggwang nuclear power plant unit #3 & 4, and its integration process to the full-scope replica type training simulator. In a simulator, display station like CDS of FOXBORO SPEC-200 Micro control system is classified as ITI(Intelligent Type Instrument), which has a micro processor inside to process information and the corresponding alphanumeric display, and the stimulation of ITI limits the important functions in a training simulator such as backtrack, replay, freeze and IC reset. Therefore, to achieve the better performance of the simulator, modification of CDS and special firmware is developed to simulate the FOXBORO SPEC-200 Micro control system. Each control function inside control card is modeled and simulated in generic approach to accept the plant data and control parameter conveniently, and debugging algorithms are applied for massive coding developed in short period.

  • PDF

Analysis of a New Current-Fed DC-DC Converter with the Double Outputs (이중출력을 갖는 새로운 전류환류형 DC-DC 컨버터의 해석)

  • Hong, S.M.;Kim, C.S.;Kim, H.J.
    • Proceedings of the KIEE Conference
    • /
    • 1997.07f
    • /
    • pp.2033-2036
    • /
    • 1997
  • In this paper, we proposed a novel current-fed DC-DC converter with multi-output. It has two winding reactor in series with the input source of the converter. By using the 2nd winding recycling the energy stored in the reactor to the input, the double-outputs DC-DC converter can be created, which makes it a good choice for a multi-output power supply with more outputs and has savings in cost and space. The steady state and dynamic characteristics of the converter are analyzed in detail by using the state space averaging method. It is found that the maximum value of $V_{o2}$ exists in the 2nd output and also during the MOSFET off period, the energy stored in the magnetizing inductance is reset through auxiliary winding $N_3$, so the duty cycle is restricted to 50%. Theoretical and experimental results were taken from the converter rated at switching frequency 50kHz. input voltage 50V. output voltage 5V. 12V and output power 65W. As a result, both results were well consistent. Therefore, it is varified the validity of the proposed converter in this paper.

  • PDF

A Study of the Discharge Characteristics of PDP having Auxiliary Electrodes with High Xe% Working Gas

  • Jang, Jin-Ho;Lee, Don-Kyu;Ok, Jung-Woo;Kim, Deok-Won;Kim, Dong-Hyun;Lee, Hae-June;Lee, Ho-Jun;Par, Chung-Hoo
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2007.08b
    • /
    • pp.1189-1192
    • /
    • 2007
  • We propose new driving schemes, asymmetry and long gap mode, of PDP having auxiliary electrode between scan and common electrode. For the asymmetric modes, the auxiliary electrode located nearly center of the primary electrodes is connected to the scan of common electrode during all periods of reset, address and sustain. For the long gap mode, it is electrically disconnected or maintained at dc voltage of Vs/2 during sustain period except the first several sustain pulses. The proposed structure and driving method can provide higher luminous efficacy by minimizing consumption energy. The effectiveness of the new driving schemes has been investigated for various Xe partial pressure conditions.

  • PDF

Ramp Waveform Generating Circuit for Improving the Contrast Ratio in AC Plasma Display Panel (AC PDP의 Ramp 파형 개선에 따른 Contrast ratio 향상에 관한 연구)

  • Lee, Sung-Hyun;Kim, Dong-Hyun;Kim, Young-Kee;Heo, Jeong-Eun;Shin, Joong-Hong;Lee, Ho-Jun;Park, Chung-Hoo
    • Proceedings of the KIEE Conference
    • /
    • 2001.07c
    • /
    • pp.1588-1590
    • /
    • 2001
  • The voltage controlled ramp waveform(VCR) has recently been used in the reset period prior to addressing for plasma display. However, in this paper, the current controlled ramp waveform(CCR) which may prevent the oscillation of gap voltage cause current growth and decrease the background luminance has been suggested. As a result, in case of CCR method, the contrast ratio was about 14% increased compared with VCR method, whereas the addressing and sustainin discharge characteristics of CCR method were same with those of VCR method.

  • PDF

Studies on High Speed Addressing Driving Scheme using the Priming Effect in Plasma Display Panel (하전 입자 효과를 이용한 Plasma Display Panel의 고속 구동 파형에 관한 연구)

  • Shin, Bhum-Jae;Park, Sang-Sik
    • Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
    • /
    • v.23 no.2
    • /
    • pp.45-52
    • /
    • 2009
  • This study is related to the realization of high speed address driving method for Full-HD PDP. The new self-priming addressing(SPA) driving scheme was proposed to improve an address discharge time lag, which utilizes the priming effect maintaining the priming discharge during an address period. In this study, the basic characteristics of the priming ramp discharge were investigated and optimize the reset pulse and priming pulse. It is noted that the address discharge time lag is significantly improved from 1.2[${\mu}s$] to 0.8[${\mu}s$] when the slope of the priming ramp pulse is below 0.1[$V/{\mu}s$].

A New Driving Method Generating Self-Erasing Discharge to Improve Luminous Efficiency in AC PDP (AC PDP에서 휘도효율을 향상시키기 위하여 자기소거 방전을 발생시키는 새로운 구동방법)

  • Cho, Byung-Gwon
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.51 no.2
    • /
    • pp.168-172
    • /
    • 2014
  • A new sustain driving method is proposed to improve luminous efficiency by the generation of the self-erasing discharge during a sustain period in AC plasma display panel. As one subfield time in the conventional AC PDP is divided into the reset, address, and sustain period. Among them, as the square sustain waveform is alternately applied to the X and Y electrodes on the front plate during the sustain period, the plasma discharge for displaying the image is continuously produced. Meanwhile, in the conventional driving method, the address waveform applied to the A electrode on the rear plate is only driving during an address period and grounded during a sustain period. In this experiment, the negative pulse is applied to the A electrode at the latter part of the sustain pulse for improving the luminous efficiency producing the self-erasing discharge during the sustain period. The negative pulse on the A electrode can change from the space to the wall charge and induce the additional discharge by the accumulated wall charge when the voltages of three electrodes are grounded. As a result, the luminous efficiency will be measured with changes in the voltage level of the A electrode and the new driving method can be improved to the luminous efficiency about 32 % compared with the conventional driving method.

Core Circuit Technologies for PN-Diode-Cell PRAM

  • Kang, Hee-Bok;Hong, Suk-Kyoung;Hong, Sung-Joo;Sung, Man-Young;Choi, Bok-Gil;Chung, Jin-Yong
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.8 no.2
    • /
    • pp.128-133
    • /
    • 2008
  • Phase-change random access memory (PRAM) chip cell phase of amorphous state is rapidly changed to crystal state above 160 Celsius degree within several seconds during Infrared (IR) reflow. Thus, on-board programming method is considered for PRAM chip programming. We demonstrated the functional 512Mb PRAM with 90nm technology using several novel core circuits, such as metal-2 line based global row decoding scheme, PN-diode cells based BL discharge (BLDIS) scheme, and PMOS switch based column decoding scheme. The reverse-state standby current of each PRAM cell is near 10 pA range. The total leak current of 512Mb PRAM chip in standby mode on discharging state can be more than 5 mA. Thus in the proposed BLDIS control, all bitlines (BLs) are in floating state in standby mode, then in active mode, the activated BLs are discharged to low level in the early timing of the active period by the short pulse BLDIS control timing operation. In the conventional sense amplifier, the simultaneous switching activation timing operation invokes the large coupling noise between the VSAREF node and the inner amplification nodes of the sense amplifiers. The coupling noise at VSAREF degrades the sensing voltage margin of the conventional sense amplifier. The merit of the proposed sense amplifier is almost removing the coupling noise at VSAREF from sharing with other sense amplifiers.