• Title/Summary/Keyword: Reset circuit

Search Result 63, Processing Time 0.028 seconds

The TROPHY (Talented Role-playing Technology with a Dual Polarity Sustainer in Hybrid Mono Board) Driving Method

  • Park, Chang-Joon;Kwak, Jong-Woon;Kim, Tae-Hyung;Park, Hyun-Il;Moon, Seong-Hak
    • Journal of Information Display
    • /
    • v.7 no.4
    • /
    • pp.24-26
    • /
    • 2006
  • We have developed a new driving method named TROPHY(Talented Role-playing Technology with Dual Polarity sustainer in Hybrid Mono board). In this method, the sustain voltage is partially compared to the conventional method and the number of power sources is reduced by voltage level unification during the reset, address and sustain period. The hybrid mono board was especially developed to implement those technologies. Through this, we can lower the cost with the TROPHY compared to the conventional one. It is a suitable technology to improve the reliability of circuit and image sticking problem. We can also reduce the number of driving boards and the EMI problem compared with those of the conventional method.

The TROPHY (Talented Role-playing Technology with a Dual Polarity Sustainer in Hybrid Mono Board) Driving Method

  • Park, Chang-Joon;Kwak, Jong-Woon;Kim, Tae-Hyung;Park, Hyun-Il;Moon, Seong-Hak
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2006.08a
    • /
    • pp.246-249
    • /
    • 2006
  • We have developed a new driving method named TROPHY(Talented Role-playing Technology with Dual Polarity sustainer in Hybrid Mono board). In this method, the sustain voltage is halved compared to the conventional method and the number of power sources is reduced by voltage level unification during the reset, address and sustain period. The hybrid mono board was especially developed to implement those technologies. Therefore, we can lower the cost with the TROPHY compared to the conventional one. It is suitable technology to improve the reliability of circuit and image sticking problem. We can also reduce the number of driving boards and the EMI problem comparing to those of the conventional method.

  • PDF

Automatic Recovery and Reset Algorithms for System Controller Errors

  • Lee, Yon-Sik
    • Journal of the Korea Society of Computer and Information
    • /
    • v.25 no.3
    • /
    • pp.89-96
    • /
    • 2020
  • Solar lamp systems may not operate normally in the event of some system or controller failure due to internal or external factors, in which case secondary problems occur, which may cost the system recovery. Thus, when these errors occur, a technology is needed to recover to the state it was in before the failure occurred and to enable re-execution. This paper designs and implements a system that can recover the state of the system to the state prior to the time of the error by using the Watchdog Timer within the controller if a software error has occurred inside the system, and it also proposes a technology to reset and re-execution the system through a separate reset circuit in the event of hardware failure. The proposed system provides stable operation, maintenance cost reduction and reliability of the solar lamp system by enabling the system to operate semi-permanently without external support by utilizing the automatic recovery and automatic reset function for errors that occur in the operation of the solar lamp system. In addition, it can be applied to maintain the system's constancy by utilizing the self-operation, diagnosis and recovery functions required in various high reliability applications.

A Study of a Simple PDP Driver Architecture using the Transformer Network

  • Kim, Woo-Sup;Shin, Jong-Won;Chae, Su-Yong;Hyun, Byung-Chul;Cho, Bo-Hyung
    • Journal of Power Electronics
    • /
    • v.8 no.2
    • /
    • pp.148-155
    • /
    • 2008
  • In this paper, a cost-effective PDP driving circuit using the transformer network is proposed. Compared with the previous works, the half-bridge type energy recovery circuit recovers the reactive energy not to the capacitor but to the source. A single sustain board architecture removes the blocking switches which are placed on the discharge path in parallel, thus reducing the number of devices. A simple reset circuit generates the same waveforms as the previous approaches. The circuit configuration and modified driving waveforms are compared with the previous works. The validity of the proposed simplified driver is verified through tests using a 6-inch panel.

Implementation of the Negative Reset Waveform and Driving Circuit for High Speed Addressing in AC PDP (AC PDP에서 고속 어드레싱을 위한 네거티브 리셋 파형 및 구동회로의 구현)

  • Lim, Hyun-Muk;Lim, Seung-Beom;Lee, Jun-Young;Kang, Jung-Won;Hong, Soon-Chan
    • Proceedings of the KIPE Conference
    • /
    • 2007.11a
    • /
    • pp.215-217
    • /
    • 2007
  • Recently, the demand for high definition TV is being increased by beginning of the digital broadcasting. The higher resolution of PDP is, the longer addressing time become, then, the sustain period for display image decreases. Because of the reason, dual-scan method which synchronously write information of an image on top and bottom of the screen is used for the high definition PDP. However, as the price competition of PDP becomes severe, we can`t avoid turning to a single-scan method which uses only a half of an expensive address IC. Accordingly, the sustain period becomes much shorter than prior method. In case of XGA level, it is impossible to display, eventually. In this paper, we are going to prove usefulness by realizing negative reset waveform and the driving circuit for high speed addressing.

  • PDF

Hardware implementation of a CMOS image sensor pixel using complemental signal path (상보형 신호경로 방식의 CMOS 이미지 센서 픽셀의 하드웨어 구현)

  • Jung, Jin-Woo;Kwon, Bo-Min;Kim, Ji-Man;Park, Ju-Hong;Park, Yong-Su;Lee, Je-Won;Song, Han-Jung
    • Journal of Sensor Science and Technology
    • /
    • v.18 no.6
    • /
    • pp.475-484
    • /
    • 2009
  • In this paper, an analysis of the complementary CMOS active pixel and readout circuit is carried out. Complementary pixel structure which is different from conventional 3TR APS structure consists of photo diode, reset PMOS, several NMOSs and PMOSs sets for complementary signals. Proposed CMOS image sensors pixel has been fabricated using 0.5 standard CMOS process. Measured results show that the output signal range is from 0.8 V to 3.8 V. This output signal range increased 125 % compared to conventional 3TR pixel in the condition of 5 V power supply.

A Single Stage Isolated Power Factor Correction Power Supplies using Clamping Circuit (클램핑 회로를 이용한 단계층 절연 역률 보정 전원 공급장치)

  • Seo, Jai-Ho;Lee, Hee-Seung
    • Proceedings of the KIEE Conference
    • /
    • 1998.07f
    • /
    • pp.2021-2023
    • /
    • 1998
  • In this paper we further propose to add a very simple regenerative clamping circuit to SSIPP to reduce the voltage stress and to recycle the energy trapped in the leakage inductance of the isolation transformer, thus eliminating the need for a lossy snubber circuit. In addition, this proposed clamping circuit also provides a mechanism to reset the magnetizing current of the output transformer of SSIPP employing a Forward converter as the output stage. Simulations and experimental results are reported to verify the operation and performance of the SSIPP with regenerative clamping.

  • PDF

High Voltage Driver IC for LCD/PDP TV Power Supply (LCD/PDP TV 전원장치용 고전압 구동 IC)

  • Song, Ki-Nam;Lee, Yong-An;Kim, Hyoung-Woo;Kim, Ki-Hyun;Seo, Kil-Soo;Han, Seok-Bung
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2009.06a
    • /
    • pp.11-12
    • /
    • 2009
  • In this paper, we propose a high voltage driver IC(HVIC) for LCD and PDP TV power supply. The proposed circuit is included novel a shoot-through protection and a pulse generation circuit for the high voltage driver IC. The proposed circuit has lower variation of dead time and pulse-width about a variation of a process and a supply voltage than a conventional circuit. Especially, the proposed circuit has more excellent pulse-width matching of set and reset signals than the conventional circuit. Also the proposed pulse generation circuit prevent from fault operations using a logic gate. Dead time and pulse-width of the proposed circuit are typical 250 ns, and its variation is maximum 170 ns(68 %) about a variation of a process and a supply voltage. The proposed circuit is designed using $1\;{\mu}m$ 650 V BCD process parameter, and a simulation is carried out using Spectre.

  • PDF

Design of a Robust Half-bridge Driver IC to a Variation of Process and Power Supply (공정 및 공급전압 변화에 강인한 하프브리지 구동 IC의 설계)

  • Song, Ki-Nam;Kim, Hyoung-Woo;Kim, Ki-Hyun;Seo, Kil-Soo;Jang, Kyung-Oun;Han, Seok-Bung
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.22 no.10
    • /
    • pp.801-807
    • /
    • 2009
  • In this paper, we propose a novel shoot-through protection circuit and pulse generator for half-bridge driver IC. We designed a robust half-bridge driver IC over a variation of processes and power supplies. The proposed circuit is composed a delay circuit using a beta-multiplier reference. The proposed circuit has a lower variation rate of dead time and pulse-width over variation of processes and supply voltages than the conventional circuit. Especially, the proposed circuit has more excellent pulse-width matching of set and reset signals than the conventional circuit. Also, the proposed pulse generator is prevented from fault operations using a logic gate. Dead time and pulse-width of the proposed circuit are typical 250 ns, respectively. The variation ratio is 68%(170 ns) of maximum over variation of processes and supply voltages. The proposed circuit is designed using $1\;{\mu}m$ 650 V BCD (Bipolar, CMOS, DMOS) process parameter, and the simulations are carried out using Spectre simulator of Cadence corporation.

Amorphous Silicon Gate Driver with High Stability

  • Koo, Ja-Hun;Choi, Jae-Won;Kim, Young-Seoung;Kang, Moon-Hyo;Jang, Jin
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2006.08a
    • /
    • pp.1271-1274
    • /
    • 2006
  • Integrated a-Si:H gate driver with high reliability has been designed and simulated. The proposed a-S:H gate driver has only one reset transistor under AC driving for P and output node. These reset transistors show much less degradation than those under DC driving. The simulation results show that the lifetime and response time are improved significantly compared with those of the prior circuit.

  • PDF