

## Amorphous Silicon Gate Driver with High Stability

**Ja Hun Koo\*, Jae Won Choi, Young Seoung Kim, Moon Hyo Kang, and Jin Jang**  
 Dept. of Information Display and Advanced Display Research Center,  
 Kyung Hee University, Seoul 130-701, South Korea  
 Phone: +82-2-961-0270, E-mail: jjang@khu.ac.kr

### Abstract

Integrated a-Si:H gate driver with high reliability has been designed and simulated. The proposed a-Si:H gate driver has only one reset transistor under AC driving for P and output node. These reset transistors show much less degradation than those under DC driving. The simulation results show that the lifetime and response time are improved significantly compared with those of the prior circuit.

### 1. Introduction

Integrating of driver circuits in TFT backplane is of increasing interest because of many advantages such as overall cost reduction, compactness and mechanical reliability [1-4]. Since the mobility of the poly-Si TFT is high enough for driver integration, it can be used in system on glass (SOG), where the memory, sensor, microprocessor and control circuits can be integrated in addition to drivers. However, the manufacturing cost of poly-Si TFT backplane is much higher than that of a-Si:H one.

On the other hand, the integrated circuit using a-Si:H TFT has several advantages. First, most of the TFT-LCD manufacturers are based on a-Si:H TFT technology. Second, a-Si:H TFT process is suitable for large area applications because of its low cost, low temperature processing and better uniformity over large area substrates. Third, the module cost can be reduced by eliminating the driver IC's and related process.

However, there are two important properties designing integrated circuit using a-Si:H TFT. One is the low mobility and high threshold voltage. The other is the instability of a-Si:H TFT which is more critical issue. Threshold voltage of a-Si:H TFT increases with increasing both operation time and gate voltage.

In this work, we propose a new a-Si:H gate driver with less threshold voltage ( $V_{th}$ ) shift,






Figure 1. Schematic diagram of a prior gate driver unit developed by our group : (a) the prior a-Si gate driver with DC Bias and (b) timing diagram of gate driver.




**Figure 2. Schematic diagram of the proposed a-Si:H gate driver.**

longer life time and more simplified structure, and simulate the operational lifetime by Spice simulation tool.


**2. Results and Discussion**

Figure 1 shows the prior gate driver with DC biased reset transistors and its timing diagram developed by our group [5]. Its advantage is to prevent output and P node from floating by reset transistors under DC bias. However, it has two problems. One is the  $V_{th}$  shift of reset transistor (T2, T4), because the gates of reset transistors are under DC bias. The other is the coupling capacitor (C1) which is to eliminate the positive fluctuation of the P-node occurred by capacitive coupling with CLK2. However, the coupling capacitor (C1) suppresses boosting voltage of P node and increases the rising and falling times of the output potential. Therefore, we propose a new gate driver circuit to overcome these problems.

Figure 2 shows the schematic diagram of the proposed circuit. It is composed of nine TFTs and one capacitor. The reset transistors (T7, T9) are under AC driving, which results in much less threshold voltage shift compared to those under DC driving. Reset transistors T7 and T9 are turned on alternatively to discharge P and output node potentials.



(a)



(b)

**Figure 3. The measurement & simulation results of a-Si:H TFT which is manufactured by our group : (a) the transfer characteristics and (b) output characteristics**

The operation of the proposed gate driver circuit is as follows. When input signal is high, P node is charged by input signal and then as CLK2 is changed from low to high, P node voltage is boosted up, due to gate-drain capacitive coupling of T8. Therefore, the output driving ability is achieved by bootstrapping voltage of the P node. At this time, the high voltage of P node is applied to the gates of T4 & T5 simultaneously.



**Table 1. Model parameters of a-Si:H TFT used for a-Si:H gate driver.**

Name	Symbol	Value	Unit
Channel width	W	3000E-6	m
Channel length	L	5E-6	m
Thin oxide thickness	TOX	300E-9	m
Drain-source shunt resistance	RDS	1E29	$\Omega$
Surface mobility	U0	0.5	$\text{cm}^2/\text{Vs}$
Zero-bias threshold voltage	VTO	4.5	V
Bulk junction saturation current	IS	0	A
State density of the surface	NPS	1.3E12	$\text{cm}^{-2}$

Therefore, T7 is turned off and high voltage is kept up at the P node. After generating output voltage, P node voltage is discharged when the reset signal (n+1) is applied to the gate of T2 and then T4 & T5 are turned off. Since then, the P node is alternately discharged through T7 by CLK2 signal. When CLK2 is high, P node is discharged at the low level voltage. When CLK2 is changed from high to low, P node is floated, and then, P node voltage has negative fluctuation caused by capacitive coupling of T8. When CLK1 is changed from high to low, output has the same negative fluctuation by capacitive coupling of T9. There is no positive fluctuation which is the critical issue of the conventional circuit. The negative fluctuation (Circle C, in Fig. 3) does not have influence on output voltage characteristics.


Figure 3 shows the modeling results of a-Si:H TFT which is manufactured by our group. Table 1 shows the modeling parameters of an a-Si:H TFT used for gate driver [6]. We simulated the output voltages of the a-Si:H gate driver with these model parameters. We used a MOSFET model for the a-Si:H TFT with appropriate parameters in a PSPICE simulation tool.

Figure 4 shows the simulation results of output voltage of the prior and proposed circuits, according to aging time. The lifetime of the proposed circuit is much longer than that of the prior circuit. In Fig. 4, the circle A is caused by the coupling capacitor (C1). The circle B is caused by the degradation of pull-down transistors. (T2, T4 in Fig. 1) The reset transistors under AC driving result in much less threshold voltage shift and thus longer lifetime.



**Figure 4. The simulation Results of output voltage according to aging time: (a) The output waveform of the prior gate driver unit; (b) The output waveform of the proposed gate driver unit.**

Figure 5 shows the rising and falling times of the output voltage, which is improved significantly in the proposed circuit. The fast response time is achieved by eliminating coupling capacitor (C1) which suppresses the boosting voltage of P node.



**Figure 5. Simulation results according to aging time. (a) Output voltage rising time variation between the prior and proposed circuit. (b) Falling time variation between the prior and proposed circuits.**

### 3. Conclusion

In this work, we proposed a new a-Si:H gate driver with less threshold voltage ( $V_{th}$ ) shift, longer life time and more simplified structure. As shown in simulation results, the lifetime and response time are improved remarkably in the proposed circuit. In addition, Most of the a-Si:H gate driver units have two reset transistors under AC driving at the output and P nodes respectively [7-9]. However, in our circuit, only one reset

transistor is used for charging and discharging at the output and P nodes. The pull-down TFTs turn on alternately for maintaining a gate line and P node at low voltage. As a result, the area of the integrated circuits and the number of TFTs are reduced without degrading the stability.

### 4. References

- [1] B.S. Bae, J.W. Choi, J.H. Oh and J. Jang, "Level Shifter Embedded in Drive Circuits With Amorphous Silicon TFTs", *IEEE Trans. Electron Devices*, VOL.52, 494~498(2006)
- [2] J.W. Choi, Y.S. Kim, M.H. Kang, B.S. Bae, and J. Jang, "Amorphous Silicon Gate Driver with Low Voltage Clock", *ITC'06*, 86~89(2006)
- [3] V.M. Da Costa and R.A. Martin, "Amorphous Silicon Shift Register for Addressing Output Drivers", *IEEE Journal of Solid State Circuit*, VOL.29, 596~599(1994)
- [4] B. Kim, Y.H. Jang, S.Y. Yoon, M.D. Chun, H.N. Cho, I.-J. Chung, "A-Si Gate Driver Integration with Time Shared Data Driving", *IDW/AD'05*, VOL.2, 1073~1076(2005)
- [5] B.S. Bae, J.W. Choi, J.H. Oh, K.M. Kim, and J. Jang, "Stability of Hydrogenated Amorphous Silicon TFT Driver", *JID'05*, VOL.6, 12~16(2005)
- [6] J.W. Choi, J.H. Oh, S.H. Kim, J.H. Hur, B.S. Bae and J. Jang, "Stability of DC-DC converter Using Hydrogenated Amorphous Thin-Film Transistors", *J. Korean Phy. Soc.*, VOL.48, S98~S101(2006)
- [7] C.-C. Wei, W.-C. Lin, S.-H. Lo, C.-J. Chang, Y.-E. Wu, "Integrated Gate Driver Circuit Using a-Si TFT", *IDW/AD'05*, VOL.2, 1023~1025(2005)
- [8] M. Chun, Y. Ho Jang, S.Y. Yoon, B. Kim, H. N. Cho, C.-D. Kim, I.-J. Chung, "Integrated Gate Driver Using Highly Stable a-Si TFT's", *IDW/AD'05*, VOL.2, 1077~1080(2005)
- [9] W.B. Jackson, and M.D. Moyer, "Creation of Near-Interface Defects in Hydrogenated Amorphous Silicon-Silicon Nitride Heterojunctions: The role of hydrogen", *Phys. Rev. B*, pp. 6271~6220, Vol. 36 (1987).