• Journal of Institute of Control, Robotics and Systems
• /
• v.16 no.2
• /
• pp.194-201
• /
• 2010

This paper discuss a performance evaluation of the synchronization algorithm for hybrid networks in industrial environments. The proposed algorithms minimizes synchronization errors which were caused from channel, Propagation, and frequency delays. The modified RBS and offset synchronization methods can be operated by adjustment parameters. The differential BP (Back-off Period) adjustment can synchronize the local time of each node with master node's time in hybrid networks. For the performance analysis, the data transmission time between the wired and wireless devices are investigated. The experimental results show the performance evaluations in terms of the polling service time and an average end-to-end delay.

• Journal of Advanced Navigation Technology
• /
• v.24 no.4
• /
• pp.285-290
• /
• 2020

This paper presents a time synchronization algorithm based on PLL for application to telemetry systems and implement FPGA logic. The large aircraft of the telemetry system acquires status information through each distributed acquisition devices and analyzes the flight status in real time. For this reason, time synchronization between systems is important to improve precision. This paper presents a PLL based time synchronization algorithm that is less complex than other time synchronization methods and takes less time to process data because there is minimized message transmission for synchronization. The validity of proposed algorithm is proved by simulation of Python. And the VHDL logic was implemented in FPGA to check the time synchronization performance.

• Journal of KIISE
• /
• v.42 no.11
• /
• pp.1332-1338
• /
• 2015

Recently, growing attention has been paid to multi-GPU rendering to support real-time high-quality rendering at high resolution. In order to attain high performance in real-time multi-GPU rendering, great care needs to be taken to reduce the overhead of data transfer among GPUs and frame composition. This paper presents a novel multi-GPU algorithm that greatly enhances split frame rendering with implicit query-based synchronization. In order to support implicit synchronization in frame composition, we further present a message queue-based scheduling algorithm. We carried out an experiment to evaluate our algorithm, and found that our algorithm improved rendering performance up to 200% more than previously existing algorithms.

• Journal of Korea Multimedia Society
• /
• v.13 no.1
• /
• pp.30-37
• /
• 2010

Many embedded real - lime systems have adopted processors supported with dynamic voltage scal-ing(DVS) recently. Power is one of the important metrics for Optimization in the design and operation of embedded real-time systems. We can save considerable energy by using slowdown of processor sup-ported with DVS. In this paper, we improved the previous algorithm at a point of view of time complexity to calculate task slowdown factors for an efficient energy consumption in embedded real-time systems with task synchronization. We grasped the properties of the previous algorithm having $O(n^{2})$ time complexity through mathematical analysis and s simulation. Using its properties we proposed the improved algorithms with O(nlogn) and O(n) time complexity which have the same performance as the previous algorithm has.

• Journal of Digital Convergence
• /
• v.17 no.1
• /
• pp.203-208
• /
• 2019

In this paper, we propose a real-time virtual model synchronization algorithm using object feature detection. The proposed algorithm may be useful to synchronize between real objects and their corresponding virtual models through object feature search in two-dimensional images. It consists of an algorithm to classify objects with colors individually, and an algorithm to analyze the orientation of objects with angles. We can synchronize the motion of the real object with the virtual model by providing the environment of moving the virtual object through the hand without specific controllers. The future research will include the algorithm to synchronize real object with unspecified shapes, colors, and directions to the corresponding virtual object.

• Journal of Communications and Networks
• /
• v.18 no.1
• /
• pp.65-74
• /
• 2016

Ship ad-hoc network (SANET) extends the coverage of the maritime communication among ships with the reduced cost. To fulfill the growing demands of real-time services, the SANET requires an efficient clock time synchronization algorithm which has not been carefully investigated under the ad-hoc maritime environment. This is mainly because the conventional algorithms only suggest to decrease the beacon collision probability that diminishes the clock drift among the units. However, the SANET is a very large-scale network in terms of geographic scope, e.g., with 100 km coverage. The key factor to affect the synchronization performance is the signal propagation delay, which has not being carefully considered in the existing algorithms. Therefore, it requires a robust multi-hop synchronization algorithm to support the communication among hundreds of the ships under the maritime environment. The proposed algorithm has to face and overcome several challenges, i.e., physical clock, e.g., coordinated universal time (UTC)/global positioning system (GPS) unavailable due to the atrocious weather, network link stability, and large propagation delay in the SANET. In this paper, we propose a logical clock synchronization algorithm with multi-hop function for the SANET, namely multi-hop clock synchronization for SANET (MCSS). It works in an ad-hoc manner in case of no UTC/GPS being available, and the multi-hop function makes sure the link stability of the network. For the proposed MCSS, the synchronization time reference nodes (STRNs) are efficiently selected by considering the propagation delay, and the beacon collision can be decreased by the combination of adaptive timing synchronization procedure (ATSP) with the proposed STRN selection procedure. Based on the simulation results, we finalize the multi-hop frame structure of the SANET by considering the clock synchronization, where the physical layer parameters are contrived to meet the requirements of target applications.

• 제어로봇시스템학회:학술대회논문집
• /
• 1996.10b
• /
• pp.1348-1351
• /
• 1996

In field bus network, field device are connected with a medium. Because a medium must be shared for transmitting data, there are random delay time when data arrive destination station. It is difficult that all data packets are guaranteed synchronization and real-time restriction. In this paper, we show an algorithm that makes network utilization to maximum, guarantees real-time restriction, calculates sampling time at all control loop.

• Proceedings of the KSRS Conference
• /
• 2007.10a
• /
• pp.522-525
• /
• 2007

Frame Synchronization is applied to not only digital data transmission for data synchronization between transmitter and receiver but also data communication with satellite. When satellite image data with high resolution and mass storage is transmitted, hardware frame synchronizer for real-time processing or software frame synchronizer for post-processing is used. In case of hardware, processing with high speed is available but data loss may happen for Search of Frame Synchronization. In case of software, data loss does not happen but speed is relatively slow. In this paper, Pending Buffer concept was proposed to cope with data loss according to processing status of Frame Synchronization. Algorithm to process Frame synchronization with high speed using bit threshold search algorithm with pattern search technique and SIMD is also proposed.

• Journal of KIISE:Computer Systems and Theory
• /
• v.35 no.6
• /
• pp.273-283
• /
• 2008

Many embedded real-time systems have adopted processors supported with dynamic voltage scaling(DVS) recently. Power is one of the important metrics for optimization in the design and operation of embedded real-time systems. We can save considerable energy by using slowdown of processor supported with DVS. In this paper, we propose heuristic algorithms to calculate task slowdown factors for an efficient energy consumption in embedded real-time systems with task synchronization. The previous algorithm has a following constraint : given the tasks are ordered in a nondecreasing order of their relative deadline, the task slowdown factors computed are in a nonincreasing order. In this paper, we relax the constraint and propose heuristic algorithms which have the same time complexity that previous algorithm has and can save more energy. Experimental results show that the proposed algorithms are energy efficient.

• Journal of Advanced Navigation Technology
• /
• v.23 no.5
• /
• pp.392-399
• /
• 2019

In this paper, we have studied wireless time division duplex(TDD) time synchronization technique considering the propagation delay between mobile vehicles. The existing IEEE 1588 precision time protocol(IEEE 1588 PTP) algorithm was applied and the time synchronization between the two nodes was achieved through the propagation delay and clock offset time correction calculated between master slave nodes during wireless TDD communication. The time synchronization process and procedure of IEEE 1588 PTP algorithm were optimized, thereby reducing the propagation delay error sensitivity for real-time moving vehicles. The sync flag signal generated through the time correction has a time synchronization accuracy of max +252.5 ns within 1-symbol(1.74 M symbol/sec, ${\pm}287.35ns$) through test and measurement, and it was confirmed that the time synchronization between master slave nodes can be achieved through sync flag signal generated during GPS disturbance.