Browse > Article
http://dx.doi.org/10.12673/jant.2020.24.4.285

Phase Locked Loop based Time Synchronization Algorithm for Telemetry System  

Kim, Geon-Hee (R&D Center, DANAM Systems)
Jin, Mi-Hyun (R&D Center, DANAM Systems)
Kim, Bok-Ki (R&D Center, DANAM Systems)
Publication Information
Journal of Advanced Navigation Technology / v.24, no.4, 2020 , pp. 285-290 More about this Journal
Abstract
This paper presents a time synchronization algorithm based on PLL for application to telemetry systems and implement FPGA logic. The large aircraft of the telemetry system acquires status information through each distributed acquisition devices and analyzes the flight status in real time. For this reason, time synchronization between systems is important to improve precision. This paper presents a PLL based time synchronization algorithm that is less complex than other time synchronization methods and takes less time to process data because there is minimized message transmission for synchronization. The validity of proposed algorithm is proved by simulation of Python. And the VHDL logic was implemented in FPGA to check the time synchronization performance.
Keywords
Telemetry system; Phase locked loop; Time synchronization; Python; Field programmable gate array;
Citations & Related Records
연도 인용수 순위
  • Reference
1 A. Berdugo and J. Hildin, "A system approach to a network centric airborne data acquisition system," in Proceeding of the International Telemetry Conference, San Diego: CA, Vol.42, pp.198-206, Oct. 2006 .
2 J. Hildin, and S. Arias, "Airborne Network Switch With IEEE-1588 Support", in Proceedings of the 42nd Annual International Telemetry Conference, San Diego: CA, Vol. 42, Oct. 2006.
3 M. Mock, R. Frings, E. Nett and S. Trikaliotis, "Continuous clock synchronization in wireless real-time applications," in Proceeding of the 19th IEEE Symposium on Reliable Distributed Systems, Washington: WA, pp.125-133, Oct. 2000.
4 F. Sivrikaya and B. Yener, "Time synchronization in sensor networks: a survey," IEEE Network, Vol. 18, No. 4, pp. 45-50, 2004.   DOI
5 R. Michael, Digital Communications: A Discrete Time Approach, London, UK: Pearson, 2008.
6 S. Buhr, M. Kreissig and F. Ellinger, "Low Power 16 Phase Ring Oscillator and PLL for Use in sub-ns Time Synchronization over Ethernet," in Proceeding of the IEEE International Conference on Electronic, Circuits and Systems, Bordeaux, pp.53-56, 2018.
7 C. Andrich, J. Bauer, P. Grosse, A. Ihlow and G. D. Galdo, "A Fast and Stable Time Locked Loop for Network Time Synchronization with Parallel FLL and PLL," in Proceeding of the IEEE International Symposium on Precision Clock Synchronization for Measurement, Control, and Communication, Geneva, pp.1-4, 2018
8 F. Ring, T. Bigler and R. Exel, "Synchronization robustness using Kalman-based clock servos," in Proceeding of the IEEE International Symposium on Precision Clock Synchronization for Measurement, Control, and Communication, Beijing:China, pp.64-69, 2015