• Title/Summary/Keyword: Rapid thermal annealing process

Search Result 204, Processing Time 0.025 seconds

A Study on Solid-Phase Epitaxy Emitter in Silicon Solar Cells (고상 성장법을 이용한 실리콘 태양전지 에미터 형성 연구)

  • Kim, Hyunho;Ji, Kwang-Sun;Bae, Soohyun;Lee, Kyung Dong;Kim, Seongtak;Park, Hyomin;Lee, Heon-Min;Kang, Yoonmook;Lee, Hae-Seok;Kim, Donghwan
    • Current Photovoltaic Research
    • /
    • v.3 no.3
    • /
    • pp.80-84
    • /
    • 2015
  • We suggest new emitter formation method using solid-phase epitaxy (SPE); solid-phase epitaxy emitter (SEE). This method expect simplification and cost reduction of process compared with furnace process (POCl3 or BBr3). The solid-phase epitaxy emitter (SEE) deposited a-Si:H layer by radio-frequency plasma-enhanced chemical vapor deposition (RF-PECVD) on substrate (c-Si), then thin layer growth solid-phase epitaxy (SPE) using rapid thermal process (RTP). This is possible in various emitter profile formation through dopant gas ($PH_3$) control at deposited a-Si:H layer. We fabricated solar cell to apply solid-phase epitaxy emitter (SEE). Its performance have an effect on crystallinity of phase transition layer (a-Si to c-Si). We confirmed crystallinity of this with a-Si:H layer thickness and annealing temperature by using raman spectroscopy, spectroscopic ellipsometry and transmission electron microscope. The crystallinity is excellent as the thickness of a-Si layer is thin (~50 nm) and annealing temperature is high (<$900^{\circ}C$). We fabricated a 16.7% solid-phase epitaxy emitter (SEE) cell. We anticipate its performance improvement applying thin tunnel oxide (<2nm).

Thermal Stability Enhancement of Nickel Monosilicides by Addition of Iridium (이리듐 첨가에 의한 니켈모노실리사이드의 고온 안정화)

  • Yoon, Ki-Jeong;Song, Oh-Sung
    • Korean Journal of Materials Research
    • /
    • v.16 no.9
    • /
    • pp.571-577
    • /
    • 2006
  • We fabricated thermal evaporated 10 nm-Ni/(poly)Si and 10 nm-Ni/1 nm-Ir/(poly)Si films to investigate the thermal stability of nickel monosilicide at the elevated temperatures by rapid annealing them at the temperatures of $300{\sim}1200^{\circ}C$ for 40 seconds. Silicides for salicide process was formed on top of both the single crystal silicon actives and the polycrystalline silicon gates. A four-point tester is used for sheet resistance. Scanning electron microscope and field ion beam were employed for thickness and microstructure evolution characterization. An x-ray diffractometer and an auger depth profile scope were used for phase and composition analysis, respectively. Nickel silicides with iridium on single crystal silicon actives and polycrystalline silicon gates showed low resistance up to $1200^{\circ}C$ and $800^{\circ}C$, respectively, while the conventional nickel monosilicide showed low resistance below $700^{\circ}C$. The grain boundary diffusion and agglomeration of silicides led to lower the NiSi stable temperature with polycrystalline silicon substrates. Our result implies that our newly proposed Ir added NiSi process may widen the thermal process window for nano CMOS process.

Micro-pinholes in Composite Cobalt Nickel Silicides (코발트 니켈 합금 구조에서 생성된 실리사이드의 마이크로 핀홀의 발생)

  • Song, Oh-Sung;Kim, Sang-Yeob;Jeon, Jang-Bae;Kim, M.J.
    • Korean Journal of Materials Research
    • /
    • v.16 no.10
    • /
    • pp.656-662
    • /
    • 2006
  • We fabricated thermal evaporated 10 nm-$Ni_xCo_{1-x}$ (x=0.2, 0.5 and 0.8) /(poly)Si films to form nanothick cobalt nickel composite silicides by a rapid thermal annealing at $700{\sim}1100^{\circ}C$ for 40 seconds. A field emission scanning electron microscope and a micro-Raman spectrometer were employed for microstructure and silicon residual stress characterization, respectively. We observed self-aligned micro-pinholes on single crystal silicon substrates silicidized at $1100^{\circ}C$. Raman silicon peak shift indicates that the residual tensile strain of $10^{-3}$ in single crystal silicon substrates existed after the silicide process. We propose thermal stress from silicide exothermic reaction and high temperature silicidation annealing may cause the pinholes. Those pinholes are expected to be avoided by lowering the silicidation temperature. Our results imply that we may use our newly proposed composite silicides to induce the appropriate strained layer in silicion substrates.

Modulation of Defect States in Co- and Fe-implanted Silicon by Rapid Thermal Annealing

  • Lee, Dong-Uk;Lee, Kyoung-Su;Pak, Sang-Woo;Suh, Joo-Young;Kim, Eun-Kyu;Lee, Jae-Sang
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2012.02a
    • /
    • pp.314-314
    • /
    • 2012
  • The dilute magnetic semiconductors (DMS) have been developed to multi-functional electro-magnetic devices. Specially, the Si based DMS formed by ion implantation have strong advantages to improve magnetic properties because of the controllable effects of carrier concentration on ferromagnetism. In this study, we investigated the deep level states of Fe- and Co-ions implanted Si wafer during rapid thermal annealing (RTA) process. The p-type Si (100) wafers with hole concentration of $1{\times}10^{16}cm^{-3}$ were uniformly implanted by Fe and Co ions at a dose of $1{\times}10^{16}cm^{-2}$ with an energy of 60 keV. After RTA process at temperature ranges of $500{\sim}900^{\circ}C$ for 5 min in nitrogen ambient, the Au electrodes with thickness of 100 nm were deposited to fabricate a Schottky contact by thermal evaporator. The surface morphology, the crystal structure, and the defect state for Fe- and Co- ion implanted p-type Si wafers were investigated by an atomic force microscopy, a x-ray diffraction, and a deep level transient spectroscopy, respectively. Finally, we will discuss the physical relationship between the electrical properties and the variation of defect states for Fe- and Co-ions implanted Si wafer after RTA.

  • PDF

A Study on the Characteristics of PSA Bipolar Transistor with Thin Base Width of 1100 ${\AA}$ (1100 ${\AA}$의 베이스 폭을 갖는 다결정 실리콘 자기정렬 트랜지스터 특성 연구)

  • Koo, Yong-Seo;An, Chul
    • Journal of the Korean Institute of Telematics and Electronics A
    • /
    • v.30A no.10
    • /
    • pp.41-50
    • /
    • 1993
  • This paper describes the fabrication process and electrical characteristics of PSA (Polysilicon Self-Align) bipolar transistors with a thin base width of 1100.angs.. To realize this shallow junction depth, one-step rapid thermal annealing(RTA) technology has been applied instead of conventional furnace annealing process. It has been shown that the series resistances and parasitic capacitances are significantly reduced in the device with emitter area of 1${\times}4{\mu}m^{2}$. The switching speed of 2.4ns/gate was obtained by measuring the minimum propagation delay time in the I$^{2}$L ring oscillator with 31 stages.

  • PDF

Dielectrical Characteristics of Ultrathin Reoxidized Nitrided Oxides by Rapid Thermal Process (급속 열처리 공정에 의한 초박막 재산화 질화산화막의 유전 특성)

  • 이용재;안점영
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.16 no.11
    • /
    • pp.1179-1185
    • /
    • 1991
  • Ultrathin Reoxidized Nitrided Oxides were formed by lamp heated rapid thermal annealing in oxyzen at temperatures of $1050^{\circ}C$-$1100^{\circ}C$ for 20, 40 seconds. The electrical characteristics of ultrathin films were evaluated by leakage current breakdown voltage. TDDB. FN tunneling. Nitridation and reoxidition condition dependence of charge trapping properties. i.e.. the flat band voltage shift $({\Delta}V_{FB})$ and the increase of charge-to-breakdown $(Q_{BD})$ induced by a high field stress where studied. As the results of analysis. rapid thermal reoxidation was achieved striking improvement of dielectric integrity, the charge to breakdown was increased and flat band voltage shift was reduced.

  • PDF

Thermal Stability Improvement of Ni-Silicide using Ni-Co alloy for Nano-scale CMOSFET (나노급 CMOSFET을 위한 니켈-코발트 합금을 이용한 니켈-실리사이드의 열안정성 개선)

  • Park, Kee-Young;Jung, Soon-Yen;Han, In-Shik;Zhang, Ying-Ying;Zhong, Zhun;Li, Shi-Guang;Lee, Ga-Won;Wang, Jin-Suk;Lee, Hi-Deok
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.21 no.1
    • /
    • pp.18-22
    • /
    • 2008
  • In this paper, the Ni-Co alloy was used for thermal stability estimation comparison with Ni structure. The proposed Ni/Ni-Co structure exhibited wider range of rapid thermal process windows, lower sheet resistance in spite of high temperature annealing up to $700^{\circ}C$ for 30 min, more uniform interface via FE-SEM analysis, NiSi phase peak. Therefore, The proposed Ni/Ni-Co structure is highly promising for highly thermal immune Ni-silicide for nano-scale MOSFET technology.

Effect of mechanical damage on the crystallization of amorphous silicon thin film (기계적 손상이 비정질 규소박막의 결정화에 미치는 영향)

  • 문권진;김영관;윤종규
    • Journal of the Korean Crystal Growth and Crystal Technology
    • /
    • v.8 no.2
    • /
    • pp.299-306
    • /
    • 1998
  • Crystallization of the amorphous silicon needs activation. Thermal energy through laser annealing, furnace annealing and rapid thermal process (RTP) has been convinced to crystallize the amorphous silicon thin film. It is expected that some other type of energy like mechanical energy can help to crystallize the amorphous silicon thin film. In this study, mechanical energy through wet blasting of silica slurry and silicon ion implantation has been applied to the amorphous silicon thin film deposited with LPCVD technique. RTP was employed for the annealing of this mechanically-damaged amorphous silicon thin film. For the characterization of the crystallized silicon thin film, XRD and Raman analysis were conducted. In this study, it is shown that the mechanical damage is effective to enhance the crystallization of amorphous silicon thin film.

  • PDF

Formation of Ohmic Contact to AlGaN/GaN Heterostructure on Sapphire

  • Kim, Zin-Sig;Ahn, Hokyun;Lim, Jong-Won;Nam, Eunsoo
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2014.02a
    • /
    • pp.292-292
    • /
    • 2014
  • Wide band gap semiconductors, such as III-nitrides (GaN, AlN, InN, and their alloys), SiC, and diamond are expected to play an important role in the next-generation electronic devices. Specifically, GaN-based high electron mobility transistors (HEMTs) have been targeted for high power, high frequency, and high temperature operation electronic devices for mobile communication systems, radars, and power electronics because of their high critical breakdown fields, high saturation velocities, and high thermal conductivities. For the stable operation, high power, high frequency and high breakdown voltage and high current density, the fabrication methods have to be optimized with considerable attention. In this study, low ohmic contact resistance and smooth surface morphology to AlGaN/GaN on 2 inch c-plane sapphire substrate has been obtained with stepwise annealing at three different temperatures. The metallization was performed under deposition of a composite metal layer of Ti/Al/Ni/Au with thickness. After multi-layer metal stacking, rapid thermal annealing (RTA) process was applied with stepwise annealing temperature program profile. As results, we obtained a minimum specific contact resistance of $1.6{\times}10^{-7}{\Omega}cm2$.

  • PDF

Microstructure and Sintering Behavior of Injection Molded Fe Sintered Body Using Rapid Thermal Heating Process (급속승온공정을 이용한 사출성헝된 Fe 소결체의 미세조직 및 소결거동)

  • Kim Ki-Hyun;Han Jae-Kil;Yu Ji-Hun;Choi Chul-Jin;Lee Byong-Taek
    • Journal of Powder Materials
    • /
    • v.11 no.6 s.47
    • /
    • pp.528-534
    • /
    • 2004
  • Using the nano Fe powders having 50 nm in diameter, Fe compact bodies were fabricated by injec-tion molding process. The relationship between microstructure and material properties depending on the volume ratio of powder/binder and sintering temperature were characterized by SEM, TEM techniques. In the compact body with the volume percentage ratio of 45(Fe powder) : 55(binder), which was sintered at $700^{\circ}C,$ the relative density was about $97{\%},$ and the values of volume shrinkage and hardness were about $66.3{\%}$ and 242.0 Hv, respec-tively. Using the composition of 50(Fe powder) : 50(binder) and sintered at $700^{\circ}C,$ the values of relative density, volume shrinkage and hardness of Fe sintered bodies were $73.3{\%},\;47.6{\%}$ and 152.8 Hv, respectively. They showed brittle fracture mode due to the porous and fine microstructure.