• Title/Summary/Keyword: RF Receiver

Search Result 478, Processing Time 0.027 seconds

Ultra-Low Power MICS RF Transceiver Design for Wireless Sensor Network (WSN 을 위한 초저전력 MICS RF 송수신기 기술 개요 및 설계 기법)

  • Gyu-won Kim;Yu-jung Kim;Junghwan Han
    • Transactions on Semiconductor Engineering
    • /
    • v.2 no.1
    • /
    • pp.9-16
    • /
    • 2024
  • This paper discusses the design of bio-implanted ultra-low-power MICS RF transceivers for wireless sensor networks. The 400 MHz MICS standard was considered for the implementation of the WBAN wireless sensor system, indirectly minimizing radio propagation losses in the human body and the inference with surrounding networks. This paper includes link budget, various transmission and reception architectures for a system design and ultra-low power transceiver circuit techniques for the implementation of RF transceivers that meet MICS standards.

The Ka-band Low Noise and Stable Receiver Design of Digital Correlation Radiometer for High Spatial Resolution

  • Choi, Jun-Ho;Kim, Sung-Hyun;Kang, Gum-Sil;Park, Hyuk;Choi, Seh-Wan;Jiang, Jing-Shan;Kim, Yong-Hoon
    • Proceedings of the KSRS Conference
    • /
    • 2002.10a
    • /
    • pp.297-302
    • /
    • 2002
  • The subsystems of two channel correlation radiometer such as RF front-end, IF and LF unit, LO unit, software based I/Q demodulator and complex correlator are characterized and their performance is analyzed in this paper. The limited hardware calibration method and receiver design consideration are discussed. The receiver architecture of 37GHz correlation radiometer is integrated. The designed radiometer employs a single-sideband superheterodyne receiver. The center frequency of the radiometer is 37 GHz and IF center frequency is 1.95 GHz with the equivalent noise bandwidth of 79.6 MHz. The receiver has less than 4.2 dB noise figure which is calculated by the Y-factor method and its gain can be adjusted from 60 dB to 80 dB.

  • PDF

Widely-Linear Beamforming and RF Impairment Suppression in Massive Antenna Arrays

  • Hakkarainen, Aki;Werner, Janis;Dandekar, Kapil R.;Valkama, Mikko
    • Journal of Communications and Networks
    • /
    • v.15 no.4
    • /
    • pp.383-397
    • /
    • 2013
  • In this paper, the sensitivity of massive antenna arrays and digital beamforming to radio frequency (RF) chain in-phase quadrature-phase (I/Q) imbalance is studied and analyzed. The analysis shows that massive antenna arrays are increasingly sensitive to such RF chain imperfections, corrupting heavily the radiation pattern and beamforming capabilities. Motivated by this, novel RF-aware digital beamforming methods are then developed for automatically suppressing the unwanted effects of the RF I/Q imbalance without separate calibration loops in all individual receiver branches. More specifically, the paper covers closed-form analysis for signal processing properties as well as the associated radiation and beamforming properties of massive antenna arrays under both systematic and random RF I/Q imbalances. All analysis and derivations in this paper assume ideal signals to be circular. The well-known minimum variance distortionless response (MVDR) beamformer and a widely-linear (WL) extension of it, called WL-MVDR, are analyzed in detail from the RF imperfection perspective, in terms of interference attenuation and beamsteering. The optimum RF-aware WL-MVDR beamforming solution is formulated and shown to efficiently suppress the RF imperfections. Based on the obtained results, the developed solutions and in particular the RF-aware WL-MVDR method can provide efficient beamsteering and interference suppressing characteristics, despite of the imperfections in the RF circuits. This is seen critical especially in the massive antenna array context where the cost-efficiency of individual RF chains is emphasized.

Dual-Band Six-Port Direct Conversion Receiver with I/Q Mismatch Calibration Scheme for Software Defined Radio (Software Defined Radio를 위한 I/Q 부정합 보정 기능을 갖는 이중 대역 Six-Port 직접변환 수신기)

  • Moon, Seong-Mo;Park, Dong-Hoon;Yu, Jong-Won;Lee, Moon-Que
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.21 no.6
    • /
    • pp.651-659
    • /
    • 2010
  • In this paper, a new six-port direct conversion receiver for high-speed multi-band multi-mode wireless communication system such as software defined radio(SDR) is proposed. The designed receiver is composed of two CMOS four-port BPSK receivers and a dual-band one-stage polyphase filter for quadrature LO signal generation. The four-port BPSK receiver, implemented in 0.18 ${\mu}m$ CMOS technology for the first time in microwave-band, is composed of two active combiners, an active balun, two power detector, and an analog decoder. The proposed polyphase filter adopt type-I architecture, one-stage for reduction of the local oscillator power loss, and LC resonance structure instead of using capacitor for dual-band operation. In order to extent the operation RF bandwidth of the proposed six-port receiver, we include I/Q phase and amplitude calibration scheme in the six-port junction and the power detector. The calibration range of the phase and amplitude mismatch in the proposed calibration scheme is 8 degree and 14 dB, respectively. The validity of the designed six-port receiver is successfully demonstrated by modulating M-QAM, and M-PSK signal with 40 Msps in the two-band of 900 MHz and 2.4 GHz.

Design and Fabrication of Reflective Array Type Wideband SAW Dispersive Delay Line

  • Choi Jun-Ho;Yang Jong-Won;Nah Sun-Phil;Jang Won
    • Journal of electromagnetic engineering and science
    • /
    • v.6 no.2
    • /
    • pp.110-116
    • /
    • 2006
  • A reflective array type surface acoustic wave(SAW) dispersive delay line(DDL) with high time-bandwidth at the V/UHF-band is designed and fabricated for compressive receiver applications. This type of the SAW DDL has the properties of the relative bandwidth of 20 %, the time delay of 49.89 usec, the insertion loss of 38.5 dB and the side lobe rejection of 39 dB. In comparison with a commercial SAW DDL, the insertion loss, amplitude ripple and side lobe rejection are improved by $1.5dB{\pm}0.6dB$ and 4 dB respectively. Using the fabricated SAW DDL, the prototype of the compressive receiver is developed. It is composed of RF converter, fast tunable LO, chirp LO, A/D converter, signal processing unit and control unit. This prototype system shows a fine frequency resolution of below 30 kHz with high scan rate.

A Design and Performance Analysis of the Fast Scan Digital-IF FFT Receiver for Spectrum Monitoring (스펙트럼 감시를 위한 고속 탐색 디지털-IF FFT 수신기 설계 및 분석)

  • Choi, Jun-Ho;Nah, Sun-Phil;Park, Cheol-Sun;Yang, Jong-Won;Park, Young-Mi
    • Journal of the Korea Institute of Military Science and Technology
    • /
    • v.9 no.3
    • /
    • pp.116-122
    • /
    • 2006
  • A fast scan digital-IF FFT receiver at the radio communication band is presented for spectrum monitoring applications. It is composed of three parts: RF front-end, fast LO board, and signal processing board. It has about 19GHz/s scan rate, multi frequency resolution from 10kHz to 2.5kHz, and high sensitivity of below -99dBm. The design and performance analysis of the digital-IF FFT receiver are presented.

Design of a Module for Oscillation Detection in an Integrated PCS and W-CDMA Receiver

  • Park Joung-Geun;Lee Jong-Chul
    • The Journal of The Korea Institute of Intelligent Transport Systems
    • /
    • v.4 no.1 s.6
    • /
    • pp.73-79
    • /
    • 2005
  • In this paper, a circuit for detecting a fine oscillation in an integrated PCS and W-CDMA receiver is presented. The advantages for this design are small size and flexible compatibility for system operation compared with the conventional method. The fine oscillation level can be detected by dB unit through selecting the receiver mode as PCS of 1.8 GHz range or W CDMA of 1.9 GHz range by a RF switch and monitoring the corresponding frequency band. Also, the circuit is designed to be flexible for other communication systems with the consideration of the required dynamic range of 75 dB.

  • PDF

Introducing Software Defined Radio to 4GWireless: Necessity, Advantage, and Impediment

  • Zamat, Hassan;Nassar, Carl R.
    • Journal of Communications and Networks
    • /
    • v.4 no.4
    • /
    • pp.344-350
    • /
    • 2002
  • This work summarizes the current state of the art in software radio for 4G systems. Specifically, this work demonstrates that classic radio structures, e.g., heterodyne reception, homodyne reception, and their improved implementations, are inadequate selections for multi-mode reception. This opens the door to software defined radio, a novel reception architecture which promises ease in multi-band, multi-protocol design. The work presents the many advantages of such an architecture, including flexibility, reduced cost via component reduction, and improved reliability via, e.g., the elimination of environmental instability. The work also explains the limitations that currently curtail the widespread use of SDR, including issues surrounding A/D converters, management of software and power, and clock generation. This provides direction for future research to enable the broad applicability of SDR in 4G cellular and beyond.

Design and Implementation of the SoC for Terrestrial DMB Receiver (지상파 DMB 수신용 SoC 설계 및 구현)

  • Koo, Bon-Tae;Lee, Ju-Hyeon;Choe, Min-Seok;Lee, Seok-Ho;Kim, Jin-Gyu;Kim, Seong-Min;Park, Gi-Hyeok;Kim, Deok-Hwan;Gwon, Yeong-Su;Eom, Nak-Ung
    • Proceedings of the IEEK Conference
    • /
    • 2006.06a
    • /
    • pp.669-670
    • /
    • 2006
  • This paper describes the functions and design technology of the T-DMB (Terrestrial Digital Multimedia Broadcasting) receiver. T-DMB is a novel broadcasting media that can provide high-quality video and audio services. In this paper, we will describe the VLSI implementation of RF, Baseband and Multimedia Chip for T-DMB Receiver. The designed DMB SoC has low power consumption and has been implemented using a standard-cell library in 0.18um CMOS technology.

  • PDF

A Ring VCO Based PLL for Low-Cost, Low-Power Multi-Band GPS Receiver (Ring-VCO를 이용한 멀티밴드 GPS 수신기용 PLL 설계)

  • Kim, Yun-Jin;So, Byeong-Seong;Ko, Jin-Ho;Park, Keun-Hyung
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2008.06a
    • /
    • pp.533-534
    • /
    • 2008
  • This paper presents a multi-phase ring VCO for low-cost, low-power GPS receiver. In the RF band used in GPS, L1 band is now in commercial-use and L2,L5 are predicting to be commercial-use soon. Thus Wide band PLL and Cost-effective IC solutions are required for future multi-band GPS receiver that received three types band at once. A new PLL architecture for multi-band GPS application is proposed. Ring VCO is even smaller than LC-VCO and a good alternative for low-cost solution. Proposed multi-phase ring VCO offers wide frequency range covering L1, L2, and L5 band, 20% reduction of area, 23% reduction of PLL power and can generate I/Q without extra I/Q generator.

  • PDF