• Proceedings of the KIEE Conference
• /
• 2007.04a
• /
• pp.83-85
• /
• 2007

A new approach on identifying a first-order plus time-delay (FOPTD) model using finite--duration pulse inputs has been presented recently [1]. The identification methods are very simple because it is enough to observe only two extremes and the time when they occur in the transient response to pulse input. However, when there is mismatch between actual system and FOPTD model. how sensitive the methods are has not been studied. In this paper, we investigate robustness issue of those identification algorithms in the presence of the model structure mismatch and uncertainties. Through an example we will demonstrate it.

• Proceedings of the KIEE Conference
• /
• 2003.07c
• /
• pp.1852-1854
• /
• 2003

In manufacturing processes, various and suitable pulse shapes are required for the purpose of material processing. In order to make various pulse shapes with variable pulse length and high duty cycle, We have fabricated the power supply consisting 6 SCRs and the Pulse Forming Network(PFN) with the precise delay time control. So our control system has three switching circuits, 3 mesh PFN, and simmer circuit. In addition, we have designed and fabricated the PIC one-chip microprocessor(16F877) to control the delay time of sequential switching.

• Korean Journal of Optics and Photonics
• /
• v.2 no.4
• /
• pp.197-202
• /
• 1991

The real time autocorrelator has been developed in order to measure the pulse widths of ultrashort laser pulses using the SHG method. The scanning range of the autocorrelator is 142 ps, and inserting a delay block in one arm of the autocorrelator, the scanning range can be extended to 250 ps. The shortest pulse width was measured to be 20 ps, when the cavity length was well matched to the RF frequency of the mode-locker, and broadened to be 39 ps and 47 ps as the cavity length was detuned.

• Proceedings of the IEEK Conference
• /
• 2003.07e
• /
• pp.2427-2430
• /
• 2003

A uniformly sampled digital pulse-width modulation adopting a pre-compensation filter scheme for applications in high-resolution digital-to-analog data conversion is described. It is shown that linearization of the intrinsic distortion resulting in uniformly sampled pulse-width modulation can be achieved by using a non-integer delay digital filter embedded within a noise shaping re-quantizer.

• Korean Journal of Optics and Photonics
• /
• v.29 no.1
• /
• pp.1-6
• /
• 2018

In this study, ray-tracing software was used to calculate the optical path length of an optical system. Using the optical path length, the optical phase, group delay (GD), group delay dispersion (GDD), and third-order dispersion (TOD) of the optical system were obtained. Pulse compressors using a prism pair or grating pair were designed to compensate the GDD of a real optical system for a femtosecond fiber laser. Also, a pulse stretcher using a grating pair with lenses or mirrors was designed. The results of this study can be used to calculate the dispersion of an optical system and optimize the performance of an ultrashort pulse laser optical system.

• Journal of Korea Society of Industrial Information Systems
• /
• v.20 no.1
• /
• pp.1-7
• /
• 2015

In this paper, a 12-bit high resolution, power and area efficiency hybrid digital pulse width modulator (DPWM) with process and temperature (PT) calibration has been proposed for digital controlled DC-DC converters. The hybrid structure of DPWM combines a 6-bit differential tapped delay line ring-mux digital-to-time converter (DTC) schema and a 6-bit counter-comparator DTC schema, resulting in a power and area saving solution. Furthermore, since the 6-bit differential delay line ring oscillator serves as the clock to the high 6-bit counter-comparator DTC, a high frequency clock is eliminated, and the power is significantly saved. In order to have a simple delay cell and flexible delay time controllability, a voltage controlled inverter is adopted to build the deferential delay cell, which allows fine-tuning of the delay time. The PT calibration circuit is composed of process and temperature monitors, two 2-bit flash ADCs and a lookup table. The monitor circuits sense the PT (Process and Temperature) variations, and the flash ADC converts the data into a digital code. The complete circuits design has been verified under different corners of CMOS 0.18um process technology node.

• Journal of information and communication convergence engineering
• /
• v.2 no.2
• /
• pp.102-105
• /
• 2004

A Quadrature phase detector for high-speed delay-locked loop is introduced. The proposed Quadrature phase detector is composed of two nor gates and it determines if the phase difference of two input clocks is 90 degrees or not. The delay locked loop circuit including the Quadrature phase detector is fabricated in a 0.18 um Standard CMOS process and it operates at 5 GHz frequency. The phase error of the delay-locked loop is maximum 2 degrees and the circuits are robust with voltage, temperature variations.

• Journal of the Korea Institute of Military Science and Technology
• /
• v.14 no.1
• /
• pp.114-122
• /
• 2011

In this paper, we have identified the system instability factors in a bistatic radar system using pulse chasing and considered their effects on the bistatic receiver's MTI(Moving Target Indication) improvement performance. The pulse chasing is a method to efficiently scan a restricted search area within the limited transmitter power and time in a bistatic radar and to track a series of transmitted pulses using the receiver beam which has ideally matched to the pulse propagation rate. In this paper, we have discussed the interrelationship between the pulse chasing and time and frequency/phase synchronization and described the effects of the identified system instability factors on two kinds of MTI filter configuration, single delay-line and double delay-line, in the bistatic radar. And also, we have confirmed that the overall system improvement is restricted by a lower improvement factor among identified them, and discussed the allowable tolerance of the time and frequency/phase synchronization in the bistatic system.

• Journal of the Korean Society for Aeronautical & Space Sciences
• /
• v.39 no.9
• /
• pp.889-895
• /
• 2011

In recent days, some techniques to prevent from radar detection have been applied on aircraft system. RWR(Radar Warning Receiver) can be used for estimating the source location of the aircraft which emits radar pulse. Current existing method of localizing radar pulse emission source is using AOA(Angle Of Arrival) and most techniques are focused on finding exact AOA to find exact location. In this case, however, the exact AOA does not always result in finding exact source location while target aircraft is moving fast. In this paper, a localization method using the phase delay of the radar pulse's low frequency applies and so a scanning method for the interest area does in order to estimate exact source location by using phase delay.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.6 no.2
• /
• pp.74-78
• /
• 2006

This paper presents a high-speed pulse-based flip-flop with pseudo MUX-type scan compatible with the conventional master-slave flip-flop with MUX-type scan. The proposed flip-flop was implemented as the standard cell library using Samsung 130nm HS technology. The data-to-output delay and power-delay-product of the proposed flip-flop are reduced by up to 59% and 49%, respectively. By using this flop-flop, ARM11 softcore has achieved the maximum 1GHz operating speed.