• 한국신재생에너지학회:학술대회논문집
• /
• 한국신재생에너지학회 2007년도 추계학술대회 논문집
• /
• pp.564-568
• /
• 2007

Gas hydrate has been attractive topic for two dedicates because it may cause the global warming, ocean hazards associated with the instability of marine slope due to the gas hydrate release as well as high potential of future energy resources. The study on gas hydrate in Ulleung basin has been performed since 1999 to explore the potential and distribution of gas hydrate offshore Korea. The numerous multi channel seismic data have been acquired and processed by Korea Institute of Geosciences and Mineral Resources (KIGAM). The results showed clearly the gas hydrate indicators such as pull up structure, bottom simulating reflector (BSR), seismic blanking zone. The prestack depth migration has been considered as fast and accurate technique to image the subsurface. In this paper, we will present both the conventional seismic data processing and apply Kirchhoff prestack depth migration for gas hydrate data set. The results will be applied for core sample collections and for proposal more detail 2D with long offset or 3D seismic exploration.

• Tribology and Lubricants
• /
• 제25권1호
• /
• pp.56-60
• /
• 2009

A journal bearing is used in a hydrodynamic lubrication state, but it becomes a boundary lubrication state that asperity of a contact part touch each other when pressure is too high and an enough oil film is not formed by viscosity change due to lubricating oil temperature. At this time, abrasion due to contact between a journal and a bearing is unavoidable, and scuffing damage that the journal adheres to the bearing occurs if the process is repeated. Damage of the journal bearing is an important problem because it gives huge damage to a machine and can generate large accidents such as economic loss and human life damage. In this study, method for using the pull-up resistor concept was introduced as the monitoring technology. This monitoring system is important to enhance reliability of the engine.

• 전력전자학회논문지
• /
• 제16권3호
• /
• pp.209-218
• /
• 2011

연료전지와 같은 저전압 대전류 응용에는 입력전류 리플이 작고 변압기의 턴비가 작은 전류원 DC-DC 컨버터가 더 효과적이다. 5kW급 이상의 응용에서는 기존의 단상을 기본으로 하는 전류원 풀브리지, 하프브리지 또는 푸시풀 의 토폴로지로는 스위치등 소자의 전류부담이 크고 소자의 선정 및 최적설계가 용이하지 않다. 본 논문에서는 대전력 고승압 응용에 적합한 능동 클램프방식의 3상 전류원 푸쉬풀 DC-DC 컨버터를 제안한다. 제안한 컨버터는 소자의 전류부담이 작고 전 영역(0～1)의 듀티 사용으로 입력전압 변동이 큰 응용에 적합하다. 3상 고주파변압기를 비롯한 주요부품의 설계방법을 제시하고 5kW급의 시작품으로부터 제안한 컨버터의 타당성 및 성능을 검증하였다.

• 한국의류산업학회지
• /
• 제25권1호
• /
• pp.119-126
• /
• 2023

This study aimed to determine the effects of relative humidity and fiber properties on the moisture permeability of multilayer systems by measuring water vapor transmission in the overlapping condition of various fabrics. The results confirmed that the property of the fabric in contact with the humid environment affects the moisture permeability. If the layer facing the humid environment is hydrophobic and the layer facing the dry environment is superhydrophobic, water vapor transmission increases by up to 17.8% compared to the opposite conditions. Comparing the correction values of the water vapor transmission reflecting the thickness of the specimen under the multilayer condition showed that permeability was higher when the hydrophilic or hydrophobic layer was facing the humid environment. The opposite was true from the "push-pull" effect of absorption mechanism. In the case of moisture permeability, the more hydrophilic the surface facing the humid environment, the more permeable that water vapor diffuses and passes through. It was concluded that the "pull-push" effect, in which water vapor diffuses widely through the hydrophilic facing a humid environment and then passes through the hydrophobic layer, contributes to the improvement of permeability. Permeability differed according to the multilayer overlapping condition. When the relative humidity was high, the "pull-push" effect was insignificant. This is caused by water droplets absorption after the partial migration of water due to condensation. These results suggest that the overlapping conditions and properties of fabrics should vary depending on heavy sweating or not.

• 전자공학회논문지SC
• /
• 제39권2호
• /
• pp.140-145
• /
• 2002

본 논문은 단락회로 전류를 없애기 위한 CMOS 버퍼회로에 대한 것이다. 최종 구동소자는 풀-업 PMOS와 풀-다운 NMOS로 구성하고 이를 구동하기 위해 두가지 경로를 입력신호로 선택되도록 하였다. 이러한 기법으로 최종 구동회로가 짧은 시간동안 tri-state가 되어 단락회로 전류를 차단하였다. 모의 실험결과 전원전압 3.3V에서 전력-지연 곱을 기존의 Tapered 버퍼[1]와 비교하여 약 42% 줄일 수 있었다

• Transactions on Electrical and Electronic Materials
• /
• 제14권3호
• /
• pp.116-120
• /
• 2013

This paper proposes a novel RF MEMS dc-contact switch with stiff membrane on a quartz substrate. The uniqueness of this work lies in the utilization of a seesaw mechanism to restore the movable part to its rest position. The switching action is done by using separate pull-down and pull-up electrodes, and hence operation of the switch does not rely on the elastic recovery force of the membrane. One of the main problems faced by electrostatically actuated MEMS switches is the high operational voltages, which results from bending of the membrane, due to internal stress gradient. This is resolved by using a stiff and thick membrane. This membrane consists of flexible meanders, for easy movement between the two states. The device operates with an actuation voltage of 6.43 V, an insertion loss of -0.047 dB and isolation of -51.82 dB at 2 GHz.

• 한국세라믹학회지
• /
• 제26권1호
• /
• pp.51-58
• /
• 1989

Wear and wear transition mechanisms during sliding as a function of time in Al2O3 have been studied to understand the wear behaviour of brittle ceramic materials. Commercial Si3N4 ball was rotated against flat Al2O3 specimens which were hot pressed and polished using upto 1${\mu}{\textrm}{m}$ diamond paste. Paraffin oil was used as a lubricant. Experimental data show that wear of Al2O3 is separated into distinct two stages, i.e., initial stage of slow wear and final stage of rapid wear. Microstructural observations at worn surface show that wear occurs through grooving and grain pull-out in the initial and final stage respectively. TEM observations beneath the worn surfaces show that grain pull-out starts to occur by the propagation of grain boundary cracks induced by dislocation pile-up throughthe surface.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2003년도 학술대회 논문집 전문대학교육위원
• /
• pp.113-116
• /
• 2003

BiCMOS circuit consist of CMOS part which constructs logic function, and bipolar part which drives output load. In this paper, proposes a method for efficiently generating test pattern which detect faults in BiCMOS circuits. In proposed method, BiCMOS circuit is divided into pull-up part and pull-down part, using structural property of BiCMOS circuit, and we generate test pattern using set theory for efficiently detecting faults which occured each divided blocks.

• 전기학회논문지P
• /
• 제53권1호
• /
• pp.22-27
• /
• 2004

BiCMOS circuit consist of CMOS part which constructs logic function, and bipolar part which drives output load. In BiCMOS circuits, transistor stuck-open faults exhibit delay faults in addition to sequential behavior. In this paper, proposes a method for efficiently generating test pattern which detect stuck-open in BiCMOS circuits. In proposed method, BiCMOS circuit is divided into pull-up part and pull-down part, using structural property of BiCMOS circuit, and we generate test pattern using set theory for efficiently detecting faults which occured each divided blocks.

• 전자공학회논문지A
• /
• 제33A권2호
• /
• pp.184-195
• /
• 1996

Beause BiCMOS logic circuits consist of CMOS part which constructs logic function and bipolar part which drives output load, the effect of short faults on BiCMOS logic circuits represented different types from that on CMOS. This paper proposes new test method which detects short faults on BiCMOS logic circuits using current path graph. Proposed method transforms BiCMOS circuits into raph constructed by nodes and edges using extended switch-level model and separates the transformed graph into pull-up part and pull-down part. Also, proposed method eliminates edge or add new edge, according ot short faults on terminals of transistor, and can detect short faults using current path graph that generated from on- or off-relations of transistor by input patterns. Properness of proposed method is verified by comparing it with results of spice simulation.