• Title/Summary/Keyword: Programming characteristics

Search Result 545, Processing Time 0.027 seconds

Improvement of Dynamic Characteristics for Optical Pickup Actuator using Finite Difference Scheme and Automated Design Synthesis (유한차분법과 ADS(Automated Design Synthesis)를 이용한 광픽업 액추에이터의 동특성 개선)

  • Jung, Gi-Won;Lee, Jin-Woo;Lee, Dong-Ju;Park, No-Cheol;Park, Young-Pil
    • Transactions of the Korean Society of Mechanical Engineers A
    • /
    • v.27 no.12
    • /
    • pp.1997-2003
    • /
    • 2003
  • Recently, there have been many researches and developments in optical disc drive by high density of track and high access speed. Therefore, the optical pick-up should guarantee highly accurate dynamic characteristics for the wide bandwidth in order to cope with this trend. These demands for optical pick-up actuator can be solved by improvements of lens-holder through the following methods. The first way is the analysis of the sensitivity matrix of design variables for vibration modes after appropriate design parameters are selected like shapes and local dimensions of a lens-holder. The second way is the optimization of design variables by calculating sequential linear programming after the problem of extending bandwidth are converted to problem of minimizing adequate objective function. In the result, modified FE model is obtained through several iterations by finite difference scheme(FDS). While results of the first way show better convergence of the target frequency, the second result shows better reduction of mass increase.

Memory Characteristics of High Density Self-assembled FePt Nano-dots Floating Gate with High-k $Al_2O_3$ Blocking Oxide

  • Lee, Gae-Hun;Lee, Jung-Min;Yang, Hyung-Jun;Kim, Kyoung-Rok;Song, Yun-Heub
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2012.02a
    • /
    • pp.388-388
    • /
    • 2012
  • In this letter, We have investigated cell characteristics of the alloy FePt-NDs charge trapping memory capacitors with high-k $Al_2O_3$ dielectrics as a blocking oxide. The capacitance versus voltage (C-V) curves obtained from a representative MOS capacitor embedded with FePt-NDs synthesized by the post deposition annealing (PDA) treatment process exhibit the window of flat-band voltage shift, which indicates the presence of charge storages in the FePt-NDs. It is shown that NDs memory with high-k $Al_2O_3$ as a blocking oxide has performance in large memory window and low leakage current when the diameter of ND is below 2 nm. Moreover, high-k $Al_2O_3$ as a blocking oxide increases the electric field across the tunnel oxide, while reducing the electric field across the blocking layer. From this result, this device can achieve lower P/E voltage and lower leakage current. As a result, a FePt-NDs device with high-k $Al_2O_3$ as a blocking oxide obtained a~7V reduction in the programming voltages with 7.8 V memory.

  • PDF

Shape Optimization of the Lower Control Arm using the Characteristic Function and the Fatigue Analysis (특성함수와 피로해석을 이용한 로워컨트롤암의 형상최적설계)

  • Park Youngchul;Lee Donghwa
    • Transactions of the Korean Society of Automotive Engineers
    • /
    • v.13 no.1
    • /
    • pp.119-125
    • /
    • 2005
  • The current automotive is seeking the improvement of performance, the prevention of environmental pollution and the saving of energy resources according to miniaturization and lightweight of the components. And the variance analysis on the basis of structure analysis and DOE is applied to the lower control am. We have proposed a statistical design model to evaluate the effect of structural modification by performing the practical multi-objective optimization considering weight, stress and fatigue lift. The lower control arm is performed the fatigue analysis using the load history of real road test. The design model is determined using the optimization of acquired load history with the fatigue characteristic. The characteristic function is made use of the optimization according to fatigue characteristics to consider constrained function in the optimization of DOE. The structure optimization of a lower control arm according to fatigue characteristics is performed. And the optimized design variable is D=47 m, T=36mm, W=12 mm. In the real engineering problem of considering many objective functions, the multi-objective optimization process using the mathematical programming and the characteristic function is derived an useful design solution.

Computer Modeling, Characterization, and Applications of Gallium Arsenide Gunn Diodes in Radiation Environments

  • El-Basit, Wafaa Abd;El-Ghanam, Safaa Mohamed;Abdel-Maksood, Ashraf Mosleh;Kamh, Sanaa Abd El-Tawab;Soliman, Fouad Abd El-Moniem Saad
    • Nuclear Engineering and Technology
    • /
    • v.48 no.5
    • /
    • pp.1219-1229
    • /
    • 2016
  • The present paper reports on a trial to shed further light on the characterization, applications, and operation of radar speed guns or Gunn diodes on different radiation environments of neutron or g fields. To this end, theoretical and experimental investigations of microwave oscillating system for outer-space applications were carried out. Radiation effects on the transient parameters and electrical properties of the proposed devices have been studied in detail with the application of computer programming. Also, the oscillation parameters, power characteristics, and bias current were plotted under the influence of different ${\gamma}$ and neutron irradiation levels. Finally, shelf or oven annealing processes were shown to be satisfactory techniques to recover the initial characteristics of the irradiated devices.

A Study on the Technology Transfer Efficiency for Public Institutes Using DEA Model (DEA 모형을 이용한 공공연구기관의 기술이전 효율성 분석에 관한 연구)

  • Hyon, Man-Sok;Yoo, Wang-Jin
    • Journal of Korean Society of Industrial and Systems Engineering
    • /
    • v.31 no.2
    • /
    • pp.94-103
    • /
    • 2008
  • This study measured technology transfer efficiency for public institutes. The study made use of DEA being one of the non-parametric linear programming to evaluate technology transfer efficiency for public institutes and to measure technology efficiency, pure technical efficiency and scale efficiency. The measurement of the technology transfer efficiency for public institutes was as follows: The cause of the technology transfer inefficiency was affected by pure technical inefficiency more than by scale inefficiency. Public institutes' RTS(Return To Scale) value varied depending upon the features of the organizations than the features of the regions. Public research institutes' RTS value is more effective than universities' RTS value. We compared the RTS group with the RTS of Projected DMU groups. The RTS group had constant returns to scale effect while the RTS of the Projected DMU had increasing returns to scale effect. The technology transfer efficiency of public institutes varied depending upon the features of the organizations and regions : The technology transfer efficiency of public institutes were as follows : public research institutes at the metropolitan area, public research institutes at the local areas, universities at the metropolitan area and universities at the local areas. In other words, the technology transfer efficiency was affected by organizational characteristics more than by regional characteristics at the place where public institutes were located.

Workload Characteristics-based L1 Data Cache Switching-off Mechanism for GPUs

  • Do, Thuan Cong;Kim, Gwang Bok;Kim, Cheol Hong
    • Journal of the Korea Society of Computer and Information
    • /
    • v.23 no.10
    • /
    • pp.1-9
    • /
    • 2018
  • Modern graphics processing units (GPUs) have become one of the most attractive platforms in exploiting high thread level parallelism with the support of new programming tools such as CUDA and OpenCL. Recent GPUs has applied cache hierarchy to support irregular memory access patterns; however, L1 data cache (L1D) exhibits poor efficiency in the GPU. This paper shows that the L1D does not always positively affect the applications in terms of performance and energy efficiency for the GPU. The performance of the GPU is even harmed by using the L1D for lots of applications. Our proposed technique exploits the characteristics of the currently-executed applications to predict the performance impact of the L1D on the GPU and then decides whether to continuously use the cache for the application or not. Our experimental results show that the proposed technique improves the GPU performance by 9.4% and saves up to 52.1% of the power consumption in the L1D.

A study on characteristics of the scaled SONOSFET NVSM for Flash memory (플래시메모리를 위한 scaled SONOSFET NVSM 의 프로그래밍 조건과 특성에 관한 연구)

  • 박희정;박승진;홍순혁;남동우;서광열
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2000.07a
    • /
    • pp.751-754
    • /
    • 2000
  • When charge-trap SONOS cells are used flash memory, the tunneling program/erase condition to minimize the generation of interface traps was investigated. SONOSFET NVSM cells were fabricated using 0.35$\mu\textrm{m}$ standard memory cell embedded logic process including the ONO cell process. based on retrograde twin-well, single-poly, single metal CMOS process. The thickness of ONO triple-dielectric for memory cell is tunnel oxide of 24${\AA}$, nitride of 74 ${\AA}$, blocking oxide of 25 ${\AA}$, respectively. The program mode(Vg: 7,8,9 V, Vs/Vd: -3 V, Vb: floating) and the erase mode(Vg: -4,-5,-6 V, Vs/Vd: floating, Vb: 3V) by modified Fowler-Nordheim(MFN) tunneling were used. The proposed programming condition for the flash memory of SONOSFET NVSM cells showed less degradation($\Delta$Vth, S, Gm) characteristics than channel MFN tunneling operation. Also the program inhibit conditions of unselected cell for separated source lines NOR-tyupe flash memory application were investigated. we demonstrated that the program disturb phenomenon did not occur at source/drain voltage of 1 V∼4 V and gate voltage of 0 V∼4.

  • PDF

Electrical Characteristics of and Temperature Distribution in Chalcogenide Phase Change Memory Devices Having a Self-Aligned Structure (자기정렬구조를 갖는 칼코겐화물 상변화 메모리 소자의 전기적 특성 및 온도 분포)

  • Yoon, Hye Ryeon;Park, Young Sam;Lee, Seung-Yun
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.32 no.6
    • /
    • pp.448-453
    • /
    • 2019
  • This work reports the electrical characteristics of and temperature distribution in chalcogenide phase change memory (PCM) devices that have a self-aligned structure. GST (Ge-Sb-Te) chalcogenide alloy films were formed in a self-aligned manner by interdiffusion between sputter-deposited Ge and $Sb_2Te_3$ films during thermal annealing. A transmission electron microscopy-energy dispersive X-ray spectroscopy (TEM-EDS) analysis demonstrated that the local composition of the GST alloy differed significantly and that a $Ge_2Sb_2Te_5$ intermediate layer was formed near the $Ge/Sb_2Te_3$ interface. The programming current and threshold switching voltage of the PCM device were much smaller than those of a control device; this implies that a phase transition occurred only in the $Ge_2Sb_2Te_5$ intermediate layer and not in the entire thickness of the GST alloy. It was confirmed by computer simulation, that the localized phase transition and heat loss suppression of the GST alloy promoted a temperature rise in the PCM device.

The Effect of Economic and Infrastructure Factors on the Formation of Electric Vehicle Supply Chain and Optimal Location Selection: Korea-US FDI

  • Young-Kyou Ha
    • Journal of Korea Trade
    • /
    • v.27 no.5
    • /
    • pp.23-40
    • /
    • 2023
  • Purpose - This study aims to present the changes and directions in the automotive supply chain in the face of changes in the global supply chain caused by external factors and the integration of industries resulting from internal factors. Assuming FDI in the Korean automotive industry in the US, this study analyzed the influential factors over the long term and derived the optimal location. Design/methodology - For this analysis, the characteristics and current status of the automotive industry are presented. Additionally, the study emphasizes the necessity and direction of change. The factors influencing Korea-US FDI in the automotive industry and the electric vehicle industry were analyzed through panel analysis. The optimal location from the perspective of distribution costs was selected using linear programming under the assumption that local demand will be replaced by local production in the future. Findings - This study found that the electric vehicle supply chain will change with the characteristics of the electric and electronic industries rather than with the traditional automotive industry. Additionally, in deriving the optimal location, the study emphasized the proximity to the consumption market. Originality/value - The analysis method and conclusions of this study not only present the influential factors and direction of FDI in the automotive industry but also can be applied to other industries. Moreover, the study provides practical and policy implications for industries and governments considering FDI in the US.

On-Chip Multiprocessor with Simultaneous Multithreading

  • Park, Kyoung;Choi, Sung-Hoon;Chung, Yong-Wha;Hahn, Woo-Jong;Yoon, Suk-Han
    • ETRI Journal
    • /
    • v.22 no.4
    • /
    • pp.13-24
    • /
    • 2000
  • As more transistors are integrated onto bigger die, an on-chip multiprocessor will become a promising alternative to the superscalar microprocessor that dominates today's microprocessor marketplace. This paper describes key parts of a new on-chip multiprocessor, called Raptor, which is composed of four 2-way superscalar processor cores and one graphic co-processor. To obtain performance characteristics of Raptor, a program-driven simulator and its programming environment were developed. The simulation results showed that Raptor can exploit thread level parallelism effectively and offer a promising architecture for future on-chip multi-processor designs.

  • PDF