• Proceedings of the Korea Database Society Conference
• /
• 2000.11a
• /
• pp.343-349
• /
• 2000

The objective of this paper was to cope with the verification of the message transfer protocol that integrates the electronic signature and the distribution and authentication of public key in TCP/IP using Choquet fuzzy integral compapred with fuzzy integral. They were classified into the security technology, the security policy, the electronic document processing, the electronic document transportation and the encryption and decryption keys in its function. The measures of items of the message security protocol were produced for the verification of the implemented document in every function.

• The KIPS Transactions:PartA
• /
• v.14A no.3 s.107
• /
• pp.141-146
• /
• 2007

In this paper, we proposed an efficient FPGA-based simulation acceleration method based on FPGA compilation avoidance, which can effectively decrease the long debugging turnaround time incurred from the every debugging process in the functional verification. The proposed method had been experimentally applied to the functional verification for a microcontroller design. It had clearly shown that the debugging turnaround time was greatly reduced while the high simulation speed of the simulation acceleration was still maintained.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2009.05a
• /
• pp.865-867
• /
• 2009

This paper is a research on the statistical analysis of the feature information for the dynamic signature verification. we could improved processing time and reduce signature database without increase of error rate. We have used statistical analysis method T-test for the verification based on the experimental results.

• Proceedings of the KSRS Conference
• /
• 2007.10a
• /
• pp.544-547
• /
• 2007

Because data processing systems in recent years are more complicated, main function of the data processing is divided as several sub-functions which are implemented and verified in each subsystem of the data processing system. For the verification of data processing system, many interface tests among subsystems are required and also a lot of simulation systems are demanded. This paper proposes CTHS (Common Test Harness System) for satellite ground segment development which has all of functions for interface test of the data processing system in one PC. Main functions of the CTHS software are data interface, system log generation, and system information display. For the interface test of the data processing system, all of actions of the CTHS are executed by a pre-defined operation scenario which is written by purpose of the data processing system test.

• Journal of Positioning, Navigation, and Timing
• /
• v.3 no.3
• /
• pp.99-105
• /
• 2014

A graphic processing unit (GPU) can perform the same calculation on multiple data (SIMD: single instruction multiple data) using hundreds of to thousands of special purpose processors for graphic processing. Thus, high efficiency is expected when GPU is used for the generation and correlation of satellite navigation signals, which perform generation and processing by applying the same calculation procedure to tens of millions of discrete signal samples per second. In this study, the structure of a GPU-based GNSS simulator for the generation and processing of satellite navigation signals was designed, developed, and verified. To verify the developed satellite navigation signal generator, generated signals were applied to the OEM-V3 receiver of Novatel Inc., and the measured values were examined. To verify the satellite navigation signal processor, the performance was examined by collecting and processing actual GNSS intermediate frequency signals. The results of the verification indicated that satellite navigation signals could be generated and processed in real time using two GPUs.

• IEIE Transactions on Smart Processing and Computing
• /
• v.4 no.5
• /
• pp.297-304
• /
• 2015

A multilayer gaseous detector has been developed for fast dose-verification measurements of raster-scan-mode therapeutic beams in particle therapy. The detector, which was constructed with eight thin parallel-plate ionization chambers (PPICs) and polymethyl methacrylate (PMMA) absorber plates, is closely tissue-equivalent in a beam's eye view. The gas-electron signals, collected on the strips and pad arrays of each PPIC, were amplified and processed with a continuous charge.integration mode. The detector was tested with 190-MeV raster-scan-mode beams that were provided by the Proton Therapy Facility at Samsung Medical Center, Seoul, South Korea. The detector responses of the PPICs for a 190-MeV raster-scan-mode proton beam agreed well with the dose data, measured using a 2D ionization chamber array (Octavius model, PTW). Furthermore, in this study it was confirmed that the detector simultaneously tracked the doses induced at the PPICs by the fast-oscillating beam, with a scanning speed of 2 m s-1. Thus, it is anticipated that the present detector, composed of thin PPICs and operating in charge.integration mode, will allow medical scientists to perform reliable fast dose-verification measurements for typical dynamic mode therapeutic beams.

• The KIPS Transactions:PartB
• /
• v.11B no.6
• /
• pp.645-652
• /
• 2004

Among the biometrics, signature shows more larger variation than the other biometrics such as fingerprint and iris. In order to overcome this problem, we propose a robust offline signature verification method based on PCA and LDA. Signature is projected to vertical and horizontal axes by new grid partition method. And then feature extraction and decision is performed by PCA and LDA. Experimental results show that the proposed offline signature verification has lower False Reject Rate(FRR) and False Acceptance Rate(FAR) which are 1.45% and 2.1%, respectively.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2007.06a
• /
• pp.83-86
• /
• 2007

The necessity of the high speed exclusive use server that connect digital measure instrument flag to internet and CPU use rate of measure flag uses other imbedded operating system with many general servers to verification & proofreading system in remotion. This research is objective that embody high speed network module for Site-Based remote verification & proofreading system and through internet digital measure instrument flag to remote verification & proofreading, TCP/IP Offload Engine processing and improved that is Imbedded TCP/IP stack for high speed networking.

• Journal of the Korean Society of Systems Engineering
• /
• v.9 no.1
• /
• pp.47-53
• /
• 2013

The object of this study is to define systematically for outputs of Verification Process among the system life cycle process based on ISO/IEC 15288 for power supply system, which is one of the importance sub-systems to configure the LRT system. Furthermore, to prevent various problem in advance that can occur in the Transition LRT's power supply to be completed Integration. For this purpose, traceability of verification requirement and outputs. should be managed to use verification for system requirement and data processing tool. by system engineering techniques of system life cycle process based on ISO/IEC 15288 to LRT system.

• The KIPS Transactions:PartD
• /
• v.12D no.7 s.103
• /
• pp.931-936
• /
• 2005

There may be subtle errors in embedded software since its functionality is very complex. Thus formal verification for detecting them is very needed. Model checking is one of formal verification techniques, and SLAM is a well-known software model checking tool for verifying safety properties of embedded C program. In this paper, we develop a software model checker like SLAM for verifying embedded Java program Compared to SLAM, our tool allows to verify liveness properties as well as safety ones. As a result, we verify some desired properties in embedded Java program for controlling REGO robot.