• Journal of Semiconductor Engineering
• /
• v.1 no.2
• /
• pp.64-73
• /
• 2020

As CMOS technology scales down, the design of analog signal processing circuit becomes far more difficult because of steadily decreasing supply voltage and smaller intrinsic gain of transistors. With sub-1V supply voltage, the conventional analog signal processing relying on high-gain amplifiers is not an effective solution and different approach has to be sought. One of the promising approaches is "time-domain analog signal processing" which exploits the improving switching speed of transistors in a scaled CMOS technology. In this paper, various time-domain analog signal processing techniques are explained with some experimental results.

• Proceedings of the Korea Committee for Ocean Resources and Engineering Conference
• /
• 2001.05a
• /
• pp.166-171
• /
• 2001

A digital seismic data acquisition and processing system using a PC has been developed in order to replace the analog data acquisition system of shallow marine seismic survey. An A/D converter that has 12bits of resolution and 225KHz of conversion rate was ued to acquire data, and a data acquisition software was developed as a Windows program which provides convenience of use. Raw data acquired at field has been saved to the hard-disk simultaneously. The signal to noise ratio, vertical and horizontal resolution could be improved by a digital data processing of the raw data. The digital processing of the raw data includss gain recovery, filtering, deconvolution, and muting. With the prediction deconvolution algorithm multiple reflections appearing on the shallow marine seismic section could be removed successfully.

• Proceedings of the Korea Institute of Convergence Signal Processing
• /
• 2003.06a
• /
• pp.188-192
• /
• 2003

Pole placement method is widely used in controller design. For the stability of the closed loop system, user-specified desired locations including extra pole locations in the s-plane is chosen and by some procedure, feedback gain is obtained. In this paper, only desired pole location is used, and the calculation process is done for attaining linear quadratic stability. Similarly transformation is used for this. By computer simulations using MATLAB, the effectiveness is shown.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.57 no.10
• /
• pp.1888-1892
• /
• 2008

In this paper, a new parallel CMOS self-bias differential amplifier is designed to use in high-speed analog signal processing circuits. The designed parallel CMOS self-bias differential amplifier is developed by using internal biasing circuits and the complement gain stages which are parallel connected. And also, the parallel architecture of the designed parallel CMOS self-bias differential amplifier can improve the gain and gain-bandwidth product of the typical CMOS self-bias differential amplifier. With 1.8V $0.8{\mu}m$ CMOS process parameter, the results of HSPICE show that the designed parallel CMOS self-bias differential amplifier has a dc gain and a gain-bandwidth product of 64 dB and 49 MHz respectively.

• Journal of information and communication convergence engineering
• /
• v.12 no.3
• /
• pp.140-144
• /
• 2014

A general linearly constrained adaptive array is examined in the weight vector space to illustrate the array performance with respect to the gain factor. A narrowband linear adaptive array is implemented in a coherent signal environment. It is shown that the gain factor in the general linearly constrained adaptive array has an effect on the linear constraint gain of the conventional linearly constrained adaptive array. It is observed that a variation of the gain factor of the general linearly constrained adaptive array results in a variation of the distance between the constraint plane and the origin in the translated weight vector space. Simulation results are shown to demonstrate the effect of the gain factor on the nulling performance.

• Proceedings of the Korea Institute of Convergence Signal Processing
• /
• 2001.06a
• /
• pp.121-124
• /
• 2001

In industrial actual control system, PID controller has been used with its high delicate control system in position control system. PID controller has simple structure and superior ability in several characteristics. When the response of system is changed by delay time, variable load , disturbances and external environment, control gain of PID controller must be readjusted on the system dynamic characteristics. Therefore, a control ability of PID controller is degraded when th control gain is inappropriately determined. When the response characteristic of system is changed under a condition, control gain of PID controller must be changed adaptively to be a waited response of system. In this paper an adaptive-tuning type PID controller is constructed by self-recurrent Neural Network(SRNN). applying back-propagation(BP) algorithm. Form the result of computer simulation in the proposed controller, its usefulness is verified.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.21 no.10
• /
• pp.2679-2686
• /
• 1996

In this paper, we propsoed the two methods to improve the conventional decision feedback interference canceller in DS/SS communication systems. The data bit is obtained by correlating the PN sequence with the received signals to the present time k, and thus the errors in the reference signal can be reduced by newly deciding all the reference signals with the resultant data bit. Additionally the cancelled signals are computed with less weight for initial reference signals of low processing gain, and highly weighted as the processing gain goes up. the resulting interference canceller outperforms the existing ones. By simulation, we found the proposed algorithm has "2-3 dB" performance gain at BER 10$^{-3}$ compared to the conventional descision feedback algorithm.algorithm.

• The KIPS Transactions:PartA
• /
• v.12A no.6 s.96
• /
• pp.531-538
• /
• 2005

In the high performance Analog Information Processing Systems(AIPS), gain boosting or additional gain stage is required when the gain is not sufficient with one stage amplification. This work shows that high gain is neatly obtained by enhancing the gain using the negative resistance element. Compared to the conventional techniques, the proposed scheme enjoys full output swing, small circuit area and power consumption, and the applications to various configurations of amplifiers. The negative resistance element is placed between the differential output nodes when used in the Op-Amp. The HSPICE simulation indicates that enhancement of more than 40 dB is readily obtained in this simple configuration when the negative resistance element is implemented in the form of cross-coupled CMOS inverters.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.24 no.8A
• /
• pp.1126-1132
• /
• 1999

In this paper, we consider the superposed 16-QAM CDMA system for subband coded (SBC) image transmissions. We divide the SBC image bit into two group according to its significance. First, we investigate the average bit error rate (BER) of the overall system when the significance of bits is ignored. Next, we investigate the optimal signal constellation and processing gain that maximizes the peak signal-to-noise ratio (PSNR) of SBC image, subject to a fixed power and bandwidth constraint. We examine the performance improvement over the conventional equal distane, equal processing gain system, and the equal error protection (EEP) system.

• Science of Emotion and Sensibility
• /
• v.16 no.1
• /
• pp.11-28
• /
• 2013

This article aims to explore the interactive roles of types of primed identity (local versus global identity) and types of ad framing on brand evaluations. The authors designed 2 experiments in which each experiment followed a $2{\times}2$ between-subject design. The empirical results showed that a gain-framed ad induced more positive emotional responses than a loss-framed ad, and the positive affective responses lead to more favorable brand evaluation. Furthermore, the results showed that there were interactive effects of primed identity and types of advertisement frame on brand evaluation. In the additional analysis, the results showed that when people with local identity were exposed to the gain-framed ad, they would engage in a higher level of integration processing than those in the control group, which in turn induced more favorable evaluation to the local brand. That is, the integration processing mode played a mediating role between the interaction (local id priming ${\times}$ ad frame) and the local brand evaluation. However, in the case of global brand evaluation, the integration processing mode did not play such a mediating role.