• Journal of the Korean Institute of Gas
• /
• v.14 no.4
• /
• pp.56-62
• /
• 2010

The purpose of this paper analyzes and investigates the failure case studies of electronic control sensors for a LP gas engine. The malfunction of crank angle sensor, which controls a fuel injection volume of LP gas, displays an irregular and non-uniform pulse wave form. The pulse form, which is related to the noise of the crank angle sensor, displays at the rectangular peak with a saw-toothed shape and is intermittently generated with a level of 2.46V noise signal. The malfunction of No. 1 TDC sensor in which is caused from the internal disorder affects to the reduction of engine power and engine stop suddenly. If the malfunction of oxygen sensor is occurred due to a wiring problem of a sensor connector, the LP gas vehicle may produce a shaking and disharmony of an engine because of no signal supply from the oxygen sensor. The air cleaner replica produces the clogging of continuous supply of fresh air. This may cause the retardation of vehicle acceleration and engine disharmony intermittently.

• Journal of the Korean Society of Manufacturing Process Engineers
• /
• v.18 no.10
• /
• pp.83-92
• /
• 2019

A pump is considered to be submersible when a motor and a pump are integrated and operate while submerged in water. Submersible pumps mainly function as rejection pumps to prevent foods in densely populated areas, as cold water circulation pumps in large power plants, as pumps to supply irrigation water, as drainage pumps to prevent flooding of agricultural lands, as water supply intake pumps, and as inflow pumps for sewage treatment. The flow in such turbomachines (submersible pumps) inevitably involves various eddy currents. Since it is almost impossible to accurately grasp the complex three-dimensional flow structure and characteristics of a rotating turbomachine through actual testing, three-dimensional numerical analysis using computational fluid dynamics techniques measuring the flow field, velocity, and the pressure can be accurately predicted. In this study, the shape of the impeller was developed to reduce vibration and noise. This was done by increasing the efficiency of the existing submersible pump and reducing turbulence. In order to evaluate the pump's efficiency and turbulence reduction, we tried to analyze the flow using ANSYS Fluent V15.0, a commercial finite element analysis program. The results show that the efficiency of the pump was improved by 4.24% and the Reynolds number was reduced by 15.6%. The performance of a developed pump with reduced turbulence, vibration, and noise was confirmed.

• Journal of Power Electronics
• /
• v.16 no.5
• /
• pp.1904-1917
• /
• 2016

The moving average filter (MAF) is widely utilized to improve the disturbance rejection capability of phase-locked loops (PLLs). This is of vital significance for the grid-integration and stable operation of power electronic converters to electric power systems. However, the open-loop bandwidth is drastically reduced after incorporating a MAF into the PLL structure, which makes the dynamic response sluggish. To overcome this shortcoming, some new techniques have recently been proposed to improve the transient response of MAF-based PLLs. In this paper, a comprehensive performance comparison of advanced MAF-based PLL algorithms is presented. This comparison includes HPLL, MPLC-PLL, QT1-PLL, and DMAF-PLL. Various disturbances, such as grid voltage sag, voltage flicker, harmonics distortion, phase-angle and frequency jumps, DC offsets and noise, are considered to experimentally test the dynamic performances of these PLL algorithms. Finally, an improved positive sequence extraction method for a HPLL under the frequency jumps scenario is presented to compensate for the steady-state error caused by non-frequency adaptive DSC, and a satisfactory performance has been achieved.

• Journal of the Korea Academia-Industrial cooperation Society
• /
• v.15 no.1
• /
• pp.436-440
• /
• 2014

To verity the effect of PCB plane layer to the output characteristics of the Switched Mode Power Supply (SMPS), this paper compared with a generic one-layer PCB and a double-side PCB. This paper specially focused on the voltage, the current and the high frequency noise of the output characteristic of the SMPS, using a double-side PCB which has same layout and was installed a ground plane on the opposite side. This double-side PCB was assembled by all same components which used on the SMPS using the single-side PCB. The experiment results show the SMPS using the ground plan PCB can efficiently reduce the high frequency noise to 50mV at 100MHz from 150mV in the single-side PCB. And the results also show the high harmonics frequency was reduced as well.

• Journal of the Korean Society of Radiology
• /
• v.4 no.4
• /
• pp.11-16
• /
• 2010

In this paper, including the X-ray high voltage resonant inverter generators and high frequency high voltage transformer operating systems is proposed. X-ray generator removes the noise and was smaller, 50[kHz] to work more with the driving frequencies, and that occurred when the normal power supply available due to noise, survey the conditions and solve the problems of the poor was a problem. In addition, X-ray tube voltage, frequency controllers and tube current controller filament heating voltage transformer for high frequency transformer design and manufacture of doing X-ray devices were to become more efficient operation.

• Progress in Superconductivity
• /
• v.5 no.1
• /
• pp.55-60
• /
• 2003

We designed and constructed integrated 3-channel flux-locked-loop (FLL) electronic system for the control and readout of high-T$_{c}$ SQUIDs. This system consists of low noise preamplifiers, integrators, interface circuits, and software. FLL operation was carried out with biased signals of 19 KHz modulated current and 150 KHz modulated flux, which are reconstructed as detected signals by preamplifier and demodulator. Computer controlled interface circuits regulate FLL circuit and adjust SQUID parameters to the optimum operating condition. The software regulates interface circuits to make an auto-tuning for the control of SQUIDs, and displays readout data from FLL circuit. 3-channel SQUID electronic system was assembled with 3 FLL-interface circuit boards and a power supply board in the aluminum case of 56 mm ${\times}$ 53 mm${\times}$ 150 mm. Overall noise of the system was around 150 fT/(equation omitted)Hz when measured in the shielded room, 200 fT/(equation omitted)Hz in a weakly shielded room, respectively.y.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.7 no.4
• /
• pp.267-273
• /
• 2007

A fractional-N frequency synthesizer supports quadruple bands and multiple standards for mobile broadcasting systems. A novel linearized coarse tuned VCO adopting a pseudo-exponential capacitor bank structure is proposed to cover the wide bandwidth of 65%. The proposed technique successfully reduces the variations of KVCO and per-code frequency step by 3.2 and 2.7 times, respectively. For the divider and prescaler circuits, TSPC (true single-phase clock) logic is extensively utilized for high speed operation, low power consumption, and small silicon area. Implemented in $0.18-{\mu}m$ CMOS, the PLL covers $154{\sim}303$ MHz (VHF-III), $462{\sim}911$ MHz (UHF), and $1441{\sim}1887$ MHz (L1, L2) with two VCO's while dissipating 23 mA from 1.8 V supply. The integrated phase noise is 0.598 and 0.812 degree for the integer-N and fractional-N modes, respectively, at 750 MHz output frequency. The in-band noise at 10 kHz offset is -96 dBc/Hz for the integer-N mode and degraded only by 3 dB for the fractional-N mode.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.16 no.6
• /
• pp.825-831
• /
• 2016

In this paper, a transimpedance amplifier based on a new DC offset cancellation (DCOC) method is proposed for WCDMA/LTE applications. The proposed method applies a sample and hold mechanism to the conventional DCOC method with a DC feedback loop. It prevents the removal of information around the DC, so it avoids signal-to-noise ratio degradation. It also reduces area and power consumption. It was designed in a $0.13{\mu}m$ deep n-well CMOS technology and drew a maximum current of 1.58 mA from a 1.2 V supply voltage. It showed a transimpedance gain of $80dB{\Omega}$, an input-referred noise current lower than 0.9 pA/${\surd}$Hz, an out-of-band input-referred 3rd-order intercept point more than 9.5 dBm, and an output DC offset lower than 10 mV. Its area is $0.46mm{\times}0.48mm$.

• Proceedings of the KIEE Conference
• /
• 2007.04a
• /
• pp.286-288
• /
• 2007

In this paper, the fast locking PLL Frequency Synthesizer with low phase noise in a 0.18um CMOS process is presented. Its main application IS for the 915MHz ISM band wireless transponder upon the CPFSK (Continuous Phase Frequency Shift Keying) modulation scheme. Frequency synthesizer, which in this paper, is designed based on self-biased techniques and is independent with processing technology when damping factor and bandwidth fixed to most important parameters as operating frequency ratio, broad frequency range, and input phase offset cancellation. The proposed frequecy synthesizer, which is fully-integrated and is in 320M $^{\sim}$ 960MHz of the frequency range with 10MHz of frequency resolution. And its is implemented based on integer-N architecture. Its power consumption is 50mW at 1.8V of supply voltage and core area is $540{\mu}m$ ${\times}$ $450{\mu}m$. The measured phase noises are -117.92dBc/Hz at 10MHz offset, with low settling time less than $3.3{\mu}s$.

• Journal of Sensor Science and Technology
• /
• v.26 no.5
• /
• pp.342-347
• /
• 2017

We present a precision instrument amplifier (IA) designed for bio-potential acquisition. The proposed IA employs a capacitively coupled instrument amplifier (CCIA) structure to achieve a rail-to-rail input common-mode range and low gain error. A positive feedback loop is applied to boost the input impedance. Also, DC servo loop (DSL) with pseudo resistors is adopted to suppress electrode offset for bio-potential sensing. The proposed amplifier was designed in a $0.18{\mu}m$ CMOS technology with 1.8V supply voltage. Simulation results show the integrated noise of $1.276{\mu}Vrms$ in a frequency range from 0.01 Hz to 1 KHz, 65dB SNR, 118dB CMRR, and $58M{\Omega}$ input impedance respectively. The total current of IA is $38{\mu}A$. It occupies $740{\mu}m$ by $1300{\mu}m$ including the passive on-chip low pass filter.