• 제목/요약/키워드: Power loss reduction

검색결과 436건 처리시간 0.025초

Comparison of Magnetization loss of YBCO wires and BSCCO Wires

  • Lim Hyoung-Woo;Lee Hee-Joon;Cha Guee-Soo;Lee Ji-Kwang
    • 한국초전도ㆍ저온공학회논문지
    • /
    • 제8권2호
    • /
    • pp.33-36
    • /
    • 2006
  • Multi-stacked HTS wires are needed to conduct large current in the power application. In this paper, magnetization losses of the multi-stacked YBCO wire and the BSCCO wire have been measured and compared. 4 types of YBCO wires and BSCCO wires, that is, single, 2-stacked, 3-stacked and 4-stacked, have been tested. HTS multi-stacked wires were fabricated using face-to-face type stacking method. Measurements of magnetization loss were performed under various angles of external magnetic field to consider the anisotropic characteristics of HTS wires. The ratios of the magnetization loss by multiple stacking of superconducting wires were presented. Measurements results show that loss reduction ratios have three distinct regions due to the magnitude of external magnetic field, the material of HTS wire and number of stacks.

Electrical Loss Reduction in Crystalline Silicon Photovoltaic Module Assembly: A Review

  • Chowdhury, Sanchari;Kumar, Mallem;Ju, Minkyu;Kim, Youngkuk;Han, Chang-Soon;Park, Jinshu;Kim, Jaimin;Cho, Young Hyun;Cho, Eun-Chel;Yi, Junsin
    • Current Photovoltaic Research
    • /
    • 제7권4호
    • /
    • pp.111-120
    • /
    • 2019
  • The output power of a crystalline silicon (c-Si) photovoltaic (PV) module is not directly the sum of the powers of its unit cells. There are several losses and gain mechanisms that reduce the total output power when solar cells are encapsulated into solar modules. Theses factors are getting high attention as the high cell efficiency achievement become more complex and expensive. More research works are involved to minimize the "cell-to-module" (CTM) loss. Our paper is aimed to focus on electrical losses due to interconnection and mismatch loss at PV modules. Research study shows that among all reasons of PV module failure 40.7% fails at interconnection. The mismatch loss in modern PV modules is very low (nearly 0.1%) but still lacks in the approach that determines all the contributing factors in mismatch loss. This review paper is related to study of interconnection loss technologies and key factors contributing to mismatch loss during module fabrication. Also, the improved interconnection technologies, understanding the approaches to mitigate the mismatch loss factors are precisely described here. This research study will give the approach of mitigating the loss and enable improvement in reliability of PV modules.

A Study on the Effect of Distributed Generation of the Reconfiguration of Distribution Networks

  • Nguyen, Tung Linh;Trinh, Trong Chuong;Truong, Viet Anh
    • Journal of Electrical Engineering and Technology
    • /
    • 제12권4호
    • /
    • pp.1435-1441
    • /
    • 2017
  • Distributed generation (DG) in the future will play an important role in the electricity supply systems, in wich can provide DG capacity from a few hundred kW to tens of MW. However, it is connected to the local power grid, DG will have certain influence on the power quality of the power grid. One of the most significant effects is that they will change the configuration of the local power grid as well as affecting the operation mode of the grid. This paper presents a method of finding the optimal open loop, analyzing and selecting the appropriate mode of operation to reduce power losses of power distribution networks that includes DG.

Dead-Time 적응제어 기능과 Power Switching 기능을 갖는 DC-DC 부스트 변환기 (DC-DC Boost Converter with Dead-Time Adaptive Control and Power Switching)

  • 이주영;양민재;김두회;윤은정;유종근
    • 한국정보통신학회:학술대회논문집
    • /
    • 한국정보통신학회 2013년도 추계학술대회
    • /
    • pp.361-364
    • /
    • 2013
  • 기존의 DC-DC 부스트 변환기에서 사용되는 non-overlapping gate driver는 dead-time이 고정되어 있기 때문에 body-diode conduction loss 또는 charge-sharing loss가 발생하는 문제점을 가지고 있다. 이러한 손실을 줄이기 위해 사용된 기존의 적응제어 방식의 경우는 CCM 동작 시 전력트랜지스터가 동시에 on이 되는 구간이 발생하여 시스템 효율이 감소하는 문제점이 있다. 따라서 본 논문 에서는 이러한 문제점을 해결할 dead-time 적응제어 기능과 power switching 기능을 갖는 DC-DC 부스트 변환기를 설계 하였다. CMOS 0.35um 공정을 사용하였고, 2.5V 입력으로 3.3V의 출력전압을 얻으며, 스위칭 주파수는 500kHz 이다. 부하전류 150mA일 때 가장 높은 95.3%의 효율을 얻었다. 설계된 회로의 칩 면적은 $1720um{\times}1280um$이다.

  • PDF

경험적 규칙을 이용한 배전계통의 재구성기법 (Distribution Feeder Reconfiguration Using Heuristic Rules)

  • 조시형;최병윤;우광방
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 1991년도 하계학술대회 논문집
    • /
    • pp.363-365
    • /
    • 1991
  • This paper presents a method for feeder reconfiguration in order to operate distribution systems efficiently using heuristic rules. The reconfiguration method presented here not only eliminates various abnormal states but also achieves minimum power loss and optimum load balance of the distribution feeders under normal operating condition transfering loads from one feeder to anoter applying the experiences of the experts. To implement the method effectively, a best-first tree searching strategy based on heuristics is used to evaluate the various load transfer alternatives. The development of a rule-based system aimed at the reduction of the search space is presented as a means of implementing the best-first searching strategy. The results of the computer simulation of the above procedure are as follows; 1) achieving minimum power loss of the distribution feeder adopting the optimum load transfer alternative. 2) Enhencing system reliability and achieving load balance through rational allocation of the feeder loads.

  • PDF

초전도에너지 저장장치의 운전주기에 따른 최적교류손실 결정에 관한 연구 (Optimum AC losses Determination for Duty Cycle of Superconductive Magnetic Energy Storage)

  • Hwang, Seuk-Yong
    • 대한전기학회논문지
    • /
    • 제39권7호
    • /
    • pp.653-667
    • /
    • 1990
  • Superconductor is consolidated, for required current capacity, with proper numbers of basic strands which are multifilamentary composites. Althouth superconductors are perfectly loss-free under DC conditions of current and field, AC losses occur under time-varying condition of the current and field. The AC losses are a controllable inherent characteristics of supercondectors. The AC losses dependent on the changing rate of current and field can be reduced by reducing the filament diameter. On the other hand, finer filament results in manufacturing cost increase. Therefore, in this paper optimization technique of superconductor for SMES is proposed from the viewpoint of AC loss reduction and manufacturing cost increase. The case study shows that the technique can be effectively used for the design of superconductor for SMES, appreciating the influence of various parameters related to superconductor itself and operating condition of SMES. As a result of the case study, it is confirmed that the technique is more effective for the design of superconductor for SMES for electric power power system stabilization rather then SMES for energy storage.

  • PDF

Voltage Source Inverter Drive Using Error-compensated Pulse Width Modulation

  • Chen, Keng-Yuan;Hu, Jwu-Sheng;Lin, Jau-Nan
    • Journal of Power Electronics
    • /
    • 제16권1호
    • /
    • pp.388-397
    • /
    • 2016
  • An error-compensated pulse width modulator (ECPWM) is proposed to improve the baseband harmonic performance and the switching loss of voltage source inverters (VSIs). Selecting between harmonic distortion and switching loss is a design tradeoff in the conventional space vector pulse width modulation. In this work, an accumulated difference in produced and desired phase voltages is considered to adjust the reference signal. This mechanism can compensate for the voltage error in the previous carrier period. With error compensation every half-carrier period, the proposed ECPWM allows one-half reduction in carrier frequency without scarifying baseband harmonic distortion. The proposed modulator is applied to a three-phase VSI with R-L load and a motor-speed-control system for experiments. The measured efficiency and operating temperature of switches confirm the effectiveness of the proposed scheme.

Pilot규모에서 계면활성제용액의 장기 마찰저항감소에 관한 연구 (Long term drag reduction experiments of surfactant solutions in a pilot-scaled system)

  • 박성룡;이상남;문승현;윤형기
    • 설비공학논문집
    • /
    • 제9권3호
    • /
    • pp.401-409
    • /
    • 1997
  • The long term drag reduction characteristics of Habon-G solution were investigated in the KIER pilot-scaled district heating simulation system. Test runs were implemented for 30 days without interruption. Pressure drop, flow rate and power consumption of surfactant (Habon-G) solution were regularly observed and compared with those of plain water. The experimental results suggest that the surfactant can be effectively applied to the DH transmission system for considerably long period wthout significant loss of its drag reduction capability even though the concentration of the additive may gradually decrease in the first stage of the experiment because of absorption.

  • PDF

AVR 기반의 LSDM 제어를 위한 효율적인 점등제어 시스템 설계 (An Efficient Lighting Control System Design for LSDM Control on AVR)

  • 홍성일;인치호
    • 한국ITS학회 논문지
    • /
    • 제11권5호
    • /
    • pp.116-124
    • /
    • 2012
  • 본 논문에서는 AVR 기반의 LSDM 제어를 위한 효율적인 점등제어 시스템 설계를 제안한다. 본 논문은 LSDM 제어을 위한 효율적인 점등제어 시스템의 설계는 I/O 데이터 버스를 위한 신호 제어부와 동작 상태에 따른 클록 신호 제어를 위한 타이머/카운터부로 구분하여 설계한다. LSDM 제어로직은 효율적인 제어신호 처리를 위하여 각 비트에 논리 값을 지정하여 DDRx와 PORTx 레지스터를 최적화한다. 그리고 ATmega128의 점등제어 프로그램 실행에 의한 LSDM 제어신호는 제어로직을 동작시켜 LSDM 점등제어가 가능하도록 설계한다. 본 논문에서 제안한 점등제어 시스템은 전력 손실률 감소효과를 입증하기 위하여, 호스트 PC에서 시리얼을 통해 점등제어 프로그램을 시스템에 다운로드하여 LSDM 제어로직의 점등 상태에 대한 전력 손실률을 측정하였다. 측정한 결과, 기존의 점등제어 시스템보다 제안한 점등제어 시스템은 전체적인 전력 소모 감소 효과가 있음을 입증하였다.

손실감소를 통한 고속철도부하를 포함한 154[㎸]벼 배전계통의 시스템 안정도 평가 (Assessment of System Stability via Loss Reduction in 154[㎸]System Supplying High Speed Railway)

  • 정현수;오재경;김진오
    • 조명전기설비학회논문지
    • /
    • 제16권5호
    • /
    • pp.83-89
    • /
    • 2002
  • 고도의 산업화에 따른 물류량의 증가와 인구 도시집중 현상은 교통난을 더욱 더 심화시키고 있으며 수송효율성 향상 대책으로서 전기철도가 새롭게 부각되고 있다. 특히 전기철도는 수송력이 월등히 높고 안전성 및 신속성과 친환경적인 요소로 인해 세계 각국에서 미래 교통문제 해결의 최선의 대안으로 제시되고 있다. 우리나라 역시 경부고속전철사업이 추진중이며, 300[km/h]급의 서비스가 개시될 예정이다. 일반적으로 송.배전 계통은 3상 평형부하인 반면에 전기철도 부하는 단상 대용량 집중부하로서 이동과 정지가 빈번하고 부하변동이 극심한 전기적 특성을 가지고 있기 때문에, 우리나라 154[㎸]계통은 단락용량이 큼에도 불구하고 시스템의 안정도 평가는 필요하다 하겠다. 본 논문에서는 수식적으로 유도된 안정도 지수를 통한 시스템 안정도를 평가하고 시스템 안정도와 전력손실의 관계를 제시하였다. 또한 사례연구에서는 PSS/E를 활용하여 병렬 무효전력보상기기를 우리나라 154[㎸]계통에 적용하여 손실 감소를 통한 시스템 안정도 향상을 입증하였다.