• Title/Summary/Keyword: Power Transistors

Search Result 393, Processing Time 0.026 seconds

Tunneling Field-Effect Transistors for Neuromorphic Applications

  • Lee, Jang Woo;Woo, Jae Seung;Choi, Woo Young
    • Journal of Semiconductor Engineering
    • /
    • v.2 no.3
    • /
    • pp.142-153
    • /
    • 2021
  • Recent research on synaptic devices has been reviewed from the perspective of hardware-based neuromorphic computing. In addition, the backgrounds of neuromorphic computing and two training methods for hardware-based neuromorphic computing are described in detail. Moreover, two types of memristor- and CMOS-based synaptic devices were compared in terms of both the required performance metrics and low-power applications. Based on a review of recent studies, additional power-scalable synaptic devices such as tunnel field-effect transistors are suggested for a plausible candidate for neuromorphic applications.

A Study on the Improvement of Forward Blocking Characteristics in the Static Induction Transistor (Static Induction Transistor의 순방향 블로킹 특성 개선에 관한 연구)

  • Kim, Je-Yoon;Jung, Min-Chul;Yoon, Jee-Young;Kim, Sang-Sik;Sung, Man-Young;Kang, Ey-Goo
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2004.07a
    • /
    • pp.292-295
    • /
    • 2004
  • The SIT was introduced by Nishizawa. in 1972. When compared with high-voltage, power bipolar junction transistors, SITs have several advantages as power switching devices. They have a higher input impedance than do bipolar transistors and a negative temperature coefficient for the drain current that prevents thermal runaway, thus allowing the coupling of many devices in parallel to increase the current handling capability. Furthermore, the SIT is majority carrier device with a higher inherent switching speed because of the absence of minority carrier recombination, which limits the speed of bipolar transistors. This also eliminates the stringent lifetime control requirements that are essential during the fabrication of high-speed bipolar transistors. This results in a much larger safe operating area(SOA) in comparison to bipolar transistors. In this paper, vertical SIT structures are proposed to improve their electrical characteristics including the blocking voltage. Besides, the two dimensional numerical simulations were carried out using ISE-TCAD to verify the validity of the device and examine the electrical characteristics. A trench gate region oxide power SIT device is proposed to improve forward blocking characteristics. The proposed devices have superior electrical characteristics when compared to conventional device. Consequently, the fabrication of trench oxide power SIT with superior stability and electrical characteristics is simplified.

  • PDF

An Improved Soft Switching Two-transistor Forward Converter (개선된 소프트 스위칭 Two-transistor forward converter)

  • Kim, Marn-Go
    • Proceedings of the KIPE Conference
    • /
    • 2000.07a
    • /
    • pp.137-140
    • /
    • 2000
  • This paper proposes an improved soft switching two-transistor forward converter which uses a novel lossless snubber circuit to effectively control the turn-off dv/dt rate of the main transistors. In the proposed soft switching implementation the turn-off voltage traces across the main two transistors are almost the same contributing to reduce the total capacitive turn-on loss and the snubber current is divided into the two transistors resulting in distributed thermal stresses

  • PDF

Two-transistor 포워드 컨버터에서 소프트 스위칭 기법의 손실 계산

  • Kim Marn-Go
    • Proceedings of the KIPE Conference
    • /
    • 2001.07a
    • /
    • pp.698-701
    • /
    • 2001
  • Loss analyses of two soft switching techniques for two-transistor forward converters are presented. The sums of snubber conduction and capacitive turn-on losses for two transistors are calculated to compare the losses of two techniques. While the conventional soft switching technique shows the loss difference between two transistors, proposed soft switching technique shows equal as well as lower loss in two transistors.

  • PDF

High performance ambipolar organic transistors

  • Lee, Mi-Jung;Chen, Zhuoying;Sirringhaus, Henning
    • Proceedings of the Materials Research Society of Korea Conference
    • /
    • 2012.05a
    • /
    • pp.54.1-54.1
    • /
    • 2012
  • Recent significant development of organic electronics is worthy of notice for its practical application as well as fundamental understandings. Complementary-like logic circuit is a key factor to realize actual operating organic electronic devices since its advantages of low power dissipation, good noise margin and stable operations. In this reason, studies on ambipolar properties of organic materials which can act as either n-type or p-type are getting more attentions. Performances of ambipolar transistors vary a lot along its molecular structures and film properties. When properly fabricated, balanced hole and electron mobilities over 1 cm2/Vs were observed recently. Study of charge transport in ambipolar organic transistors to understand this high performance was carried out through charge modulation spectroscopy.

  • PDF

Switching-Mode BJT Driver for Self-Oscillated Push-Pull Inverters

  • Borekci, Selim;Oncu, Selim
    • Journal of Power Electronics
    • /
    • v.12 no.2
    • /
    • pp.242-248
    • /
    • 2012
  • Self oscillating current fed push pull resonant inverters can be controlled without using special drivers. Dc current flows through the choke coil and the power switches, although the driving signals of the power switches are sinusoidal. When the base current is near zero, the transistors cannot be operated in switching mode. Hence higher switching power losses and instantaneous peak power during off transitions are observed. In this study, an alternative design has been proposed to overcome this problem. A prototype circuit has been built which provides dc bias current to the base of the transistors. Experimental results are compared with theoretical calculations to demonstrate the validity of the design. The proposed design decreases the peak and average power losses by about 8 times, when compared to conventional designs.

자외선 살균등의 이용과 문제점

  • 이성오
    • The Proceedings of the Korean Institute of Illuminating and Electrical Installation Engineers
    • /
    • v.3 no.4
    • /
    • pp.5-12
    • /
    • 1989
  • Advantages of the utilization of high power transistors in power electronics are sometimes neglected. Proposing a series connection of the transistors, we can see some techniques for ON/OFF control of the circuit. Realization of 3-transistor in series is cumbersome but very useful for the equilibrium of voltages.

  • PDF

Analytical Modeling for Circuit Simulation of Amorphous Silicon Thin Film Transistors (비정질 실리콘 박막 트랜지스터의 회로 분석을 위한 해석적 모델링)

  • 최홍석;박진석;오창호;한철희;최연익;한민구
    • The Transactions of the Korean Institute of Electrical Engineers
    • /
    • v.40 no.5
    • /
    • pp.531-539
    • /
    • 1991
  • We develop an analytical model of the static and the dynamic characteristics of amorphous silicon thin film transistors (a-Si TFTs) in order to incorporate into a widely used circuit simulator such as SPICE. The critical parameters considered in our analytical model of a-Si TFT are the power factor (XN) of saturation source-drain current and the effective channel length (L') at saturation region. The power factor, XN must not always obey so-called

  • PDF

Design Optimization of Silicon-based Junctionless Fin-type Field-Effect Transistors for Low Standby Power Technology

  • Seo, Jae Hwa;Yuan, Heng;Kang, In Man
    • Journal of Electrical Engineering and Technology
    • /
    • v.8 no.6
    • /
    • pp.1497-1502
    • /
    • 2013
  • Recently, the junctionless (JL) transistors realized by a single-type doping process have attracted attention instead of the conventional metal-oxide-semiconductor field-effect transistors (MOSFET). The JL transistor can overcome MOSFET's problems such as the thermal budget and short-channel effect. Thus, the JL transistor is considered as great alternative device for a next generation low standby power silicon system. In this paper, the JL FinFET was simulated with a three dimensional (3D) technology computer-aided design (TCAD) simulator and optimized for DC characteristics according to device dimension and doping concentration. The design variables were the fin width ($W_{fin}$), fin height ($H_{fin}$), and doping concentration ($D_{ch}$). After the optimization of DC characteristics, RF characteristics of JL FinFET were also extracted.

High voltage DC - DC boost converter by stacked structure (고전압 발생을 위한 스택 구조의 DC - DC boost 변환기)

  • Kim, Young-Jae;Nam, Hyun-Suk;Ahn, Young-Kook;Roh, Jeong-Jin
    • Proceedings of the IEEK Conference
    • /
    • 2008.06a
    • /
    • pp.476-477
    • /
    • 2008
  • In this paper, high voltage DC- DC boost converters by stacked structure of power transistors are proposed. These stacked power transistors are tolerant to output voltage higher than the process limit for individual CMOS transistors. The proposed circuits were designed in a standard 3.6V, $0.13{\mu}m$.

  • PDF