• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.13 no.6
• /
• pp.552-559
• /
• 2002

The EM(Engineering Model) LO(Local Oscillator) is designed for Ka-band satellite transponder. The VCO(Voltage Controlled Oscillator) is implemented using a high impedance inverter coupled with dielectric resonator to improve the phase noise performance out of the loop bandwidth. The phase of VCO is locked to that of a stable OCXO(Oven Controlled Crystal Oscillator) by using a SPD(Sampling Phase detector) to improve phase noise performance in the loop bandwidth. This LO exhibits the harmonic rejection characteristics above 43.83 dBc and requires 15 V and 160 mA. The phase noise characteristics are performed as -102.5 dBc/Hz at 10 KHz offset frequency and -104.0 dBc/Hz at 100 KHz offset frequency, respectively, with the output power of 13.50 dBm$\pm$0.33 dB over the temperature range of -20~+7$0^{\circ}C$.

• Journal of the Institute of Electronics Engineers of Korea SC
• /
• v.45 no.6
• /
• pp.141-148
• /
• 2008

An utility voltage information, including the frequency, phase angle and amplitude is very important in many industrial systems. The grid-connected photovoltaic system in the limelight as alternative energy needs utility voltage information such as frequency, phase angle and magnitude to connect the grid-line. In this paper, it proposes the instantaneous phase-tracking in PLL that uses the frequency from the utility voltage as a sync signal and locks the phase with compensation for phase difference from DPT algorithm. It also proposes not only DFT algorithm execution by every sample not by one period, but also phase-tracking method in a wide range of frequency not a fixed one. This paper shows the feasibility and the usefulness of the proposed methods through the computer simulation and the experiment.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.13 no.3
• /
• pp.239-254
• /
• 1988

In this paper an exciter which performs modulation and amplification is composed of high power(30dBm) VCO(Voltage Controlled Oscillator) using push-pull circuit. Modulation is FSK using PLL(Phase Locked Loop). A single loop PLL synthesizer having sequency range of 42.5-100.5MHz, 25KHz channel spacing and switching time of 1msec converts down the exciter VCO frequency to 1.25MHz. This signal mixed with the FSK modulated signal coming in the phase detector of exciter. The acquisition time of exciter for frequency hoppng is less than 200usec, so the total acquisition time for transmission is less that 1.5msec. There is no need of additional power amplification because power amlifiction by high power VCO is high enough to communicate within near distance. The proposed frequency synthesizer is not complex so it is suitable for low cost slow frequency hopping spread spectrum communication.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2009.05a
• /
• pp.675-677
• /
• 2009

통신기기에서 중요한 기술 중 하나인 PLL(Phase Locked Loop) 회로는 주기적인 신호를 원하는 대로, 정확한 고정점으로 잡아주는데 그 목적을 둔다. 일반적인 구조로 위상주파수검출기(Phase Frequency detector), 루프필터(Loop filter), 전압제어발진기(Voltage Controlled Oscillator), 디바이더(Divider)로 구성되어진다. 그러나 일반적인 PLL 구조로는 지터(jitter)가 증가하고 트랙(tracking) 속도가 느리다는 단점이 있다. 이를 보완하기 위해 루프필터 전단에 차지펌프(Charge pump) 회로를 추가하여 사용하고 있다. 본 논문에서는 CMOS를 이용한 PLL용 차지펌프를 설계하였다. 설계된 회로는 $0.18{\mu}m$ CMOS 공정 기술을 사용하여 CADENCE사의 Specter로 시뮬레이션 하였으며, Virtuso2로 레이아웃 하였다.

• Journal of the Korean Institute of Telematics and Electronics
• /
• v.21 no.3
• /
• pp.6-12
• /
• 1984

The basic binary quantized first-order digital phase locked loop (DPLL) is modified in order to reduce the aquisition time and steadyftate phase error. Adding the loop that corrects the phase difference by detecting the falling zero-crossing time, an effort for the improving the performance is performed and the performance compared with that of the basic DPLL. Using a graphical method, the phase locking processes of the modified DPLL for a phase step and a frequency step input are depicted visually in the absence of noise. The performance of the modified DPLL for a sinusoidal input added narrow band random noise is evaluated using the Chapman-Kolmogorov equation. This approach is verified by direct computer simulation. The steady-state phase error and the average aquisition time of the modified DPLL are compared with those of the basic DPLL, It is shown that the aquisition time of the modified DPLL is shortened about twice, also, as signal to noise ratio increases, the effect of the modification increases and the steady-state phase error approaches to zero.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.33 no.4A
• /
• pp.440-449
• /
• 2008

In this paper, we propose a 16-QAM carrier recovery loop which is suitable for the implementation of Inmarsat M4 system receiver. Because the frequency offset of ${\pm}924\;Hz$ on signal bandwidth 33.6 kHz is recommended in Inmarsat M4 system specification, carrier recovery loop having stable operation in the channel environment with large relative frequency offset is required. the carrier recovery loop which adopts only PLL can't be stable in relatively large frequency offset environment. Therefore, we propose a carrier recovery loop which has stable operation in large relative frequency offset environment for Inmarsat M4 system. The proposed carrier recovery loop employed differential filter-based noncoherent UW detector which is robust to frequency offset, CP-AFC for initial frequency offset acquisition using UW signal, and 16-QAM DD-PLL for phase tracking using data signal to overcome large relative frequency offset and achieve stable carrier recovery performance. Simulation results show that the proposed carrier recovery loop has stable operation and satisfactory performance in large relative frequency offset environment for Inmarsat M4 system.

• Journal of the Korean Society for Precision Engineering
• /
• v.19 no.9
• /
• pp.172-178
• /
• 2002

One of the ever-increasing demands on the performances of heterodyne interferometers is to improve the measurement resolution, of which current state -of-the-art reaches the region of sub-nanometers. So far, the demand has been met by increasing the clock speed that drives the electronics involved fur the phase measurement of the Doppler shift, but its further advance is being hampered by the technological limit of modem electronics. To cope with the problem, in this investigation, we propose a new scheme of phase -measuring electronics that reduces the measurement resolution without further increase in clock speed. Our scheme adopts a super-heterodyne technique that lowers the original beat frequency to a level of 1 MHz by mixing it with a stable reference signal generated from a special phase- locked-loop. The technique enables us to measure the phase of Doppler shift with a resolution of 1.58 nanometer at a sampling rate of 1 MHz. To avoid the undesirable decrease in the maximum measurable speed caused by the lowered beat frequency, a special form of frequency up-down counting technique is combined with the super-heterodyning. This allows performing required phase unwrapping simply by using programmable digital gates without 2n ambiguities up to the maximum velocity guaranteed by the original beat frequency.

• Journal of the Institute of Electronics and Information Engineers
• /
• v.51 no.5
• /
• pp.99-105
• /
• 2014

A reference spur suppressed PLL with two-symmetrical loops without changing the bandwidth which is optimized to suppress phase noise and reduce locking time has been designed. The principle of suppressing a reference signal spur is to stabilize the input voltage of voltage controlled oscillator (VCO). The proposed PLL consists of a phase-frequency detector(PFD) which has two outputs, two charge pumps(CP), two loop filters(LF), a divider and a VCO which has two inputs. Simulation results with $0.18{\mu}m$ CMOS process show that the reference spur is approximately suppressed to 1/2 of the reference spur in a conventional PLL. Even though there is a 5% process variation in the magnitude of R and C, the simulation result shows that the reference spur is still suppressed to 1/2 of the reference spur in a conventional PLL. The power consumption is 6.3mW at the power supply of 1.8V.

• Proceedings of the IEEK Conference
• /
• 2003.07c
• /
• pp.2625-2628
• /
• 2003

Phase locked loops are widely used in many applications such as frequency synthesis, clock/data recovery and clock generation. In nearly all the PLL applications, low jitter and fast locking time is required. Without using adaptive loop filter, this paper proposes very simple method for improving locking time and jitter reduction simultaneously in charge pump PLL(CPPLL) using Daul Phase/Frequency Detector(Dual PFD). Based on the proposed scheme, the lock time is improved by 23.1％, and the jitter is reduced by 45.2％ compared with typical CPPLL.

• Proceedings of the KIPE Conference
• /
• 2011.11a
• /
• pp.305-306
• /
• 2011

본 논문에서는 3상 양방향 AC-DC 컨버터의 계통사고 검출기법을 제안한다. 3상 양방향 AC-DC 컨버터는 동기좌표법을 이용하여 PLL(Phase locked loop)을 구현하였고, PLL제어에 있어서 dq변환을 수행한다. dq변환은 입력의 크기 정보와 위상정보를 포함하기 때문에 이를 이용하여 계통사고의 검출이 가능하다. 따라서 본 논문에서는 3상 양방향 AC-DC 컨버터를 이용하여, 계통사고에 대한 검출 기법을 제안하였으며, 계통의 d축, q축 전압대하여 사고를 정의하였다.