Journal of the Institute of Electronics and Information Engineers (전자공학회논문지)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

A Reference Spur Suppressed PLL with Two-Symmetrical Loops

기준 신호 스퍼의 크기를 줄인 두 개의 대칭 루프를 가진 위상고정루프

  • 최현우 (부경대학교 전자공학과) ;
  • 최영식 (부경대학교 전자공학과)
  • Received : 2014.01.02
  • Accepted : 2014.04.24
  • Published : 2014.05.25
Download PDF
⟨ Previous Next ⟩

Abstract

A reference spur suppressed PLL with two-symmetrical loops without changing the bandwidth which is optimized to suppress phase noise and reduce locking time has been designed. The principle of suppressing a reference signal spur is to stabilize the input voltage of voltage controlled oscillator (VCO). The proposed PLL consists of a phase-frequency detector(PFD) which has two outputs, two charge pumps(CP), two loop filters(LF), a divider and a VCO which has two inputs. Simulation results with $0.18{\mu}m$ CMOS process show that the reference spur is approximately suppressed to 1/2 of the reference spur in a conventional PLL. Even though there is a 5% process variation in the magnitude of R and C, the simulation result shows that the reference spur is still suppressed to 1/2 of the reference spur in a conventional PLL. The power consumption is 6.3mW at the power supply of 1.8V.

위상 잡음과 위상고정 시간을 최소화하기 위해 최적화 된 대역폭을 변화 시키지 않고 기준 주파수 신호 스퍼를 줄일 수 있는 두 개의 대칭 루프를 가진 위상고정루프(PLL)를 설계 하였다. 기준 주파수 신호 스퍼를 감쇄시키는 원리는 PLL에 사용되는 전압제어발진기(VCO)의 입력전압을 안정화시키는 것이다. 이것을 위해 설계된 PLL은 종래 PLL과 다르게 2개의 출력을 갖는 위상주파수검출기(PFD), 2개의 루프필터, 2개의 입력전압을 갖는 VCO, 그리고 분주기로 구성되었다. $0.18{\mu}m$ CMOS 공정파라미터를 사용하여 동작원리를 시뮬레이션 한 결과 종래의 단일 루프 PLL과 비교할 때 스퍼 크기가 약 1/2로 감소된 것을 확인하였다. 또한 루프필터에 사용된 R과 C가 5% 오차를 갖고 있을 경우에도 스퍼 크기가 약 1/2로 감소된 것을 확인하였다. 사용된 공급전압은 1.8V이고 소비전력은 6.3mW이였다.

Keywords

References

  1. C. M. Hung and K. K. O, "A fully integrated 1.5-V 5.5-GHz CMOS phase-locked loop," IEEE J. Solid-State Circuits, vol. 37, pp. 521-525, Apr. 2002. https://doi.org/10.1109/4.991390
  2. S. Pellerano, S. Laventino, C. Samori, and A. Lacaita, "A 13.5-mW 5-GHz frequency synthesizer with dynamic-logic frequency divider," IEEE J. Solid-State Circuits, vol. 39, pp. 378-383, Feb. 2004. https://doi.org/10.1109/JSSC.2003.821784
  3. W. B. Wilson, U. Moon, K. R. Lakshmikumar, and L. Dai, "A CMOS self-calibrating frequency synthesizer," IEEE J. Solid-State Circuits, vol. 35, pp. 1437-1444, Oct. 2000. https://doi.org/10.1109/4.871320
  4. C.-Y. Kuo, J.-Y. Chang, and S.-I. Liu, "A spur-reduction technique for a 5-GHz frequency synthesizer," IEEE Trans. Circuits Syst. I, vol. 53, pp. 526-533, Mar. 2006. https://doi.org/10.1109/TCSI.2005.858322
  5. Y. Sun and L. Siek, "A spur-reduction technique in a fully integrated CMOS frequency synthesizer for 5-GHz WLAN SOC," in SOC Dig. Tech Papers, Sep. 2007, pp. 113-116.
  6. X. Gao, E. Klumperink, G. Socci, M. Bohsali, and B. Nauta, "Spur reduction techniques for phase-locked loops exploting a sub-sampling phase detector," IEEE J. Solid-State Circuits, vol. 45, no. 9, pp. 1809-1821, Sept. 2010. https://doi.org/10.1109/JSSC.2010.2053094
  7. Z. Cao, Y. Li, and S. Yan, "A 0.4 ps-RMS-jitter 1-3 GHz ring-oscillator PLL using phase-noise preamplifiacation," IEEE J. Solid-State Circuits, vol. 43, no. 9, pp. 2079-2089, Sept. 2008. https://doi.org/10.1109/JSSC.2008.2001873
  8. K. J. Wang, A. Swaminathan, and I. Galton, "Spurious tone suppression techniques appiled to a wide-bandwidth 2.4 GHz fractional-N PLL," in ISSCC Dig. Tech. Papers, 2008, pp. 342-343.
  9. C.-F. Liang, S.-H. Chen, and S.-I. Liu, "A digital calibration technique for charge pimps in phase-locked systems," IEEE J. Solid-State Circuits, vol. 43, no. 2, pp. 390-398, Feb. 2008. https://doi.org/10.1109/JSSC.2007.914283
  10. M. M. Elsayed, M. Abdul-Latif, E. Sanchez-Sinecio, "A spur-frequency-boosting PLL with a-74 dBc reference-spur suppression in 90 nm digital CMOS," IEEE J. Solid-State Circuits, vol. 48, no. 9, pp. 2104-2117, Sept. 2013. https://doi.org/10.1109/JSSC.2013.2266865
  11. A. Rao, M. Mansour, G. Singh, C. Lim, R. Ahmed, and D. R. Johnson, "A 4-6.4 GHz LC PLL with adaptive bandwidth control for a forward clock link," IEEE J. Solid-State Circuits, vol. 43, no. 9, pp. 2099-2108, Sept. 2008. https://doi.org/10.1109/JSSC.2008.2001870
  12. S. Yun, H. Lee, K. Kim, and J. Kwon, "Differentially-tuned low-spur PLL using 65 nm CMOS process," Electronics Letters, 17th, March 2011, vol. 47, no. 6.
  13. boundary discontinuity criterion," IEEE Trans. Circuits and Systems for Video Tech., Vol. 8, no. 3, pp. 345-357, June 1998. https://doi.org/10.1109/76.678634