• ETRI Journal
• /
• v.36 no.5
• /
• pp.876-879
• /
• 2014

In current NAND flash design, one of the most challenging issues is reducing peak current consumption (peak ICC), as it leads to peak power drop, which can cause malfunctions in NAND flash memory. This paper presents an efficient approach for reducing the peak ICC of the cache program in NAND flash memory - namely, a program Cache Busy Time (tPCBSY) control method. The proposed tPCBSY control method is based on the interesting observation that the array program current (ICC2) is mainly decided by the bit-line bias condition. In the proposed approach, when peak ICC2 becomes larger than a threshold value, which is determined by a cache loop number, cache data cannot be loaded to the cache buffer (CB). On the other hand, when peak ICC2 is smaller than the threshold level, cache data can be loaded to the CB. As a result, the peak ICC of the cache program is reduced by 32% at the least significant bit page and by 15% at the most significant bit page. In addition, the program throughput reaches 20 MB/s in multiplane cache program operation, without restrictions caused by a drop in peak power due to cache program operations in a solid-state drive.

• Korean Journal of Materials Research
• /
• v.12 no.8
• /
• pp.613-616
• /
• 2002

The polarization properties of $BaTiO_3$ were investigated by using thermally stimulated depolarization current (TSDC) technique. Two peaks were observed at about 400 K (peak A) and 435 K (peak B) from TSDC spectra obtained from the temperature range of 280-500 K. Peak A shows a sharp decrease of TSDC due to extinction of spontaneous polarization above the phase transition temperature of $BaTiO_3$. The values of activation energy of peak A and peak B were calculated to be 0.70 eV and 0.87 eV respectively. From the results of TSDC measurement with a variation of polarizing electric field strength, we found that saturation of total current of TSDC was started from 3kV/cm. However, the amount of total current of TSDC was not affected by the variation of polarizing time.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.14 no.6
• /
• pp.518-524
• /
• 2001

We report the current limiting properties of superconducting fault current limiters (SFCL). Our SFCL was patterned in a spiral type on a YB $a_2$C $u_3$$O_{7-x}$(YBCO) film deposited using rf sputtering techniques and was coated with a gold shunt layer in order to disperse the heat generated at hot spots in the YBCO film. Current increased up to 13.5 $A_{peak}$ at 60 Hz for the voltage of 13 $V_{peak}$, which is the minimum quench point, and increased up to 17.6 $A_{peak}$ at 60 Hz fo the voltage fo 141.4 $V_{peak}$. The quench completion time was 5 msec at 13 $V_{peak}$ and 4 msec at 141. $V_{peak}$ respectively. we think that this architecture using spiral-type SFCL can be useful for the protection of the power delivery systems from fault currents.s. currents.s.

• Journal of the Korean institute of surface engineering
• /
• v.24 no.2
• /
• pp.88-95
• /
• 1991

The tin-lead alloy was electrodeposited in the low range of peak current density in order to investigate the change of composition and microstructure of them. The Pb content of alloy deposits, which was decreased with increasing average current density, was relatively lower than that of D.C. plated alloy deposit. The preferred orientation of alloy deposit was changed with increasing peak current density and the surface morphology of alloy deposits was closely related to the preferred orientation of them.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.58 no.2
• /
• pp.301-307
• /
• 2009

In the paralleled converter module with peak current mode control, current imbalance appears when the voltage controllers with integral control of converter module are not exactly identical. In this paper, the voltage controller is designed to equal the current command of each converter module using the current command bus. The current balance controller is also proposed to balance the average currents of converter modules with imbalaced inductance. It is designed to have good transient response. Proposed method is implemented with the paralleled 2-module and 4-module boost converters with imbalanced inductance. Experimental results verify the performance of current share during both steady and transient states of converter.

• Proceedings of the Korean Society of Precision Engineering Conference
• /
• 1997.10a
• /
• pp.999-1002
• /
• 1997

In this study, in order to set ELID conditions in the internal grinding wheel, the characteristics with the variations of grit size, output voltage and peak current were examined by using conventional machining center(M/C) equipped with electrolytic in-process dressing(EL1D). The initial working voltage was lowered and the working current was high with increasing grit size. The insulating layer thickness increased, as the final voltage increased with the output voltage and peak current. The initial wear rate of the wheel machined with ELID were measured indirectly by using surface roughness tracer. The initial wear rate of the wheel with ELID increased along with high grit size. In case that the grit size with ELID was low, the output voltage and peak current had to be increased to increase the insulating layer thickness. In case of the high grit size, the output voltage and the peak current were established low, which made the insulating layer thickness decreased.

• Progress in Superconductivity
• /
• v.12 no.1
• /
• pp.23-26
• /
• 2010

A double line commutation (DLC) type SFCL with first peak limiting function has been proposed for ideal fault current limiting operation. Very fast switching (commutation) without any arc or high voltage problems for any kind of switching device is needed for the first peak current limiting. We've tried to find suitable conditions for a successful switching of a Vacuum Interrupter (VI) with HTS elements as a Peak Current limiting Resistance (PCR).

• Journal of Electrical Engineering and Technology
• /
• v.9 no.6
• /
• pp.1909-1913
• /
• 2014

In this study, a superconducting fault current limiter (SFCL) having two magnetic paths was proposed, and its current limiting characteristics were analyzed. For the SFCL to effectively perform the current limiting operation, it must be designed considering the magnetic saturation of the E-I core. Further, the influence of the magnetic flux on its peak current limiting characteristics was investigated. In addition, the magnetic flux curves of the SFCL obtained from the fault current limiting experiments were analyzed, and the subtractive polarity winding case was observed to not only further reduce the saturation potential of the core but also perform the peak current limiting functions well when compared with the additive polarity winding case.

• Proceedings of the KIPE Conference
• /
• 1998.07a
• /
• pp.154-157
• /
• 1998

In this paper, the inverter TIG(Tungsten Inert Gas) welding system with high power efficiency by means of pulse current control of welding process is presented. In TIG welding, pulse current control is utilized in order to attain less apatter and high welding performance. The four factors which determine the welding performance of the pulse current are frequency, base current, peak current, and peak current duty current, and peak current duty ratio. In this paper, we analyze these factors should be controlled to achieve minimum power input. To demonstrate the practical significance of our results, we present some experimental results as well as simulation results.

• Restorative Dentistry and Endodontics
• /
• v.18 no.2
• /
• pp.431-445
• /
• 1993

The purpose of this study was to observe corrosion characteristics of six dental amalgams and was to analyse corrosion products electrochemically. After each amalgam alloy and Hg was triturated as the direction of the manufacturer by using mechanical amalgamator, the triturated mass was inserted into the cylinderical metal mold ($12{\times}10mm$) and was condensed with 160kg/$cm^2$ by using the hydrolic press. The specimen was removed from the mold and was stored at room temperature for 1 week, and was polished with amalgam polishing kit. The anodic and cathodic polarization curve was obtained by using cyclic voltammetric method with 3-electrode potentiostat in saline for each amalgam and Ag, Sn, Cu plate specimen at $37{\pm}0.5^{\circ}C$. The potential sweep range was -1.7V~0. 4V(vs SCE) in working electrode and scan rate was 50mV/s and the exposed surface area of each specimen to the electrolytic solution was $0.79cm^2$. The results were as follows. 1. In anodic-cathodic polarization curve of amalgam specimens, two anodic current rising areas and two cathodic current peaks were obtained at the low Cu amalgam(CF, CS) specimen and three anodic current rising areas and three cathodic current peaks were obtained at the high Cu amalgam (TY, DS, HV) specimen. 2. As this compared with the anodic and cathodic current peak potentials of Sn, Cu and Ag specimen, the first cathodic current peak I c was caused by the reduction of divalent tin salt, second cathodic current peak IIIc results from the reduction of quadravalent tin salt, and third cathodic current peak me results from the reduction of copper salt. 3. As reverse potential sweeping was done repeatedly, anodic current was decreased slightly in all amalgam specimens.