• Title/Summary/Keyword: Parasitic energy

Search Result 97, Processing Time 0.026 seconds

Measurement-based LEEFI Modeling and Experimental Verification for Predicting Firing Waveform of an ESAD (ESAD의 기폭 파형 예측을 위한 측정기반 LEEFI 모델링 및 검증)

  • Kang, Hyungmin;Kim, Joungho;Hwang, Sukhyun;Jung, Myung-suk;Jo, Seyoung;Son, Joongtak
    • Journal of the Korea Institute of Military Science and Technology
    • /
    • v.22 no.1
    • /
    • pp.20-26
    • /
    • 2019
  • In this paper, we propose measurement based numerical resistivity model for low energy exploding foil initiator (LEEFI) of electronic safety and arming device(ESAD). A resistivity model describes a behavior of variable resistance in LEEFI by firing current. The previous resistivity model was based on high energy detonator applications as explosive bridge wire and exploding foil initiator. Therefore, to estimate the voltage, current, and burst time of LEEFI, a resistivity model suitable for LEEFI is needed. For the modeling of resistivity of LEEFI, we propose a specific action based equation which represents a behavior of LEEFI when firing current is applied. To verify the proposed model, we analyze a firing current transmission path to obtain parasitic impedance. We experimentally verify that the proposed resistivity model offers precise estimation for the behavior of variable resistance in LEEFI.

A Study on the Smoke Removal Characteristics of the ESP Adopting Resonant dc-dc Converter

  • Kim, Su-Weon;Park, Jong-Woong;Joung, Jong-Han;Chung, Hyun-Ju;Choi, Jin-Young;Kim, Hee-Je
    • KIEE International Transactions on Electrophysics and Applications
    • /
    • v.4C no.5
    • /
    • pp.193-200
    • /
    • 2004
  • In this study, we propose a small high voltage power supply, which uses a half-bridge ZCS resonant and Cockroft-Walton circuit as its ESP (Electrostatic Precipitator). This power supply transfers energy from the ZCS resonant inverter to the step-up transformer. The transformer secondary is then applied to the Cockroft-Walton circuit for generating high voltage as a discharging source of electrodes. It is highly efficient because its amount of switching losses are reduced by virtue of the current resonant half-bridge inverter, and also due to the small size, low parasitic capacitance in the transformer stage owing to the low number of winding turns of the step up transformer secondary combined with the Cockroft-Walton circuit. Using this power supply, experiments have been carried out as a function of the switching frequency and duty ratio in order to investigate the smoke removal characteristics. From these results, the best operational condition is obtained at the switching frequency of 9 kHz and the duty ratio of 50% in this ESP.

Parametric studies on convection during the physical vapor transport of mercurous chloride ($Hg_2Cl_2$)

  • Kim, Geug-Tae;Lee, Kyong-Hwan
    • Journal of the Korean Crystal Growth and Crystal Technology
    • /
    • v.14 no.6
    • /
    • pp.281-289
    • /
    • 2004
  • The temperature hump is found to be most efficient in suppressing parasitic nucleation. With the temperature humps, there are found to be observed in undersaturations along the transport path for convective-diffusive processes ranging from $D_{AB}$ = 0.0584 $\textrm{cm}^2$/s to 0.584 $\textrm{cm}^2$/s, axial positions from 0 to 7.5 cm. With decreasing Ar = 5 to 3.5, the temperature difference is increased because of the imposed nonlinear temperature profile but the rate is decreased. For 2 $\leq$ Ar $\leq$ 3.5, the rate is increased with the aspect ratio as well as the temperature difference. Such an occurrence of a critical aspect ratio is likely to be due to the effect of sidewall and much small temperature difference. The rate is decreased exponentially with the aspect ratio for 2 $\leq$ Ar $\leq$ 10. Also, the rate is exponentially decreased with partial pressure of component B, P for 1 $\leq$ P $\leq$ 100 Torr.$ B/ $\leq$ 100 Torr.

A Study of Voltage Balancing Method in Series-Connected EDLCs for High Power Applications (다중 직렬 연결된 대용량 EDLC 모듈에 적합한 전압 밸런싱 기법에 대한 연구)

  • Cha, Dae-Joong;Baek, Ji-Eun;Ko, Kwang-Cheol
    • Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
    • /
    • v.29 no.7
    • /
    • pp.22-27
    • /
    • 2015
  • In this paper, the problem of voltage unbalancing in series-connected multiple electric double-layer capacitors(EDLCs) is studied. Good understanding of this problem is required in order to increase reliability and stability of an energy storage system comprising EDLCs. Existing methods to settle voltage unbalancing cannot mitigate the problem enough for each cell, since most method have been applied to each module. For equalizing between cells, Zener diode which is one of passive method have been well examined in literature. However, Zener have well not used in balancing due to heating problem. In addition, It is difficult to choose Zener diode fitted rating voltage of EDLC, because of its internal resistance. Thus, we proposed passive balancing using Zener diode by analyzing parasitic element of Zener and EDLC. To experimentally confirm the balancing effect, we compared in two occasions which are with and without passive. As a result, proposed passive balancing circuit mitigated unbalanced voltage gap between EDLCs.

A Study on Implementing a Phase-Shift Full-Bridge Converter Employing an Asynchronous Active Clamp Circuit

  • Lee, Yong-Chul;Kim, Hong-Kwon;Kim, Jin-Ho;Hong, Sung-Soo
    • Journal of Power Electronics
    • /
    • v.14 no.3
    • /
    • pp.413-420
    • /
    • 2014
  • The conventional Phase-Shift Full-Bridge (PSFB) converter has a serious voltage spike because of the ringing between the leakage inductance of the transformer and the parasitic output capacitance of the secondary side rectifier switches. To overcome this problem, an asynchronous active clamp technique employing an auxiliary DC/DC converter has been proposed. However, an exact analyses for designing the auxiliary DC/DC converter has not been presented. Therefore, the amount of power that is supposed to be handled in the auxiliary DC/DC converter is calculated through a precise mode analyses in this paper. In addition, this paper proposes a lossy snubber circuit with hysteresis characteristics to reduce the burden that the auxiliary DC/DC converter should take during the starting interval. This technique results in optimizing the size of the magnetic component of the auxiliary DC/DC converter. The operational principles and the theoretical analyses are validated through experiments with a 48V-to-30V/15A prototype.

A Study on Battery Chargers for the next generation high speed train using the Phase-shift Full-bridge DC/DC Converter (위상전이 풀-브리지 DC/DC 컨버터를 이용한 차세대 고속 전철용 Battery Charger에 관한 연구)

  • Cho, Han-Jin;Kim, Keun-Young;Lee, Sang-Seok;Kim, Tae-Hwan;Won, Chung-Yuen
    • Proceedings of the Korean Institute of IIIuminating and Electrical Installation Engineers Conference
    • /
    • 2009.05a
    • /
    • pp.384-387
    • /
    • 2009
  • There is an increasing demand for efficient high power/weight auxiliary power supplies for use on high speed traction application. Many new conversion techniques have been proposed to reduce the voltage and current stress of switching components, and the switching losses in the traditional pulse width modulation (PWM) converter. Especially, the phase shift full bridge zero voltage switching PWM techniques are thought must desirable for many applications because this topology permits all switching devices to operate under zero voltage switching(ZVS) by using circuit parasitic components such as leakage inductance of high frequency transformer and power device junction capacitance. The proposed topology is found to have higher efficiency than conventional soft-switching converter. Also it is easily applicable to phase shift full bridge converter by applying an energy recovery snubber consisted of fast recovery diodes and capacitors.

  • PDF

Novel Adaptive Blanking Regulation Scheme for Constant Current and Constant Voltage Primary-side Controlled Flyback Converter

  • Bai, Yongjiang;Chen, Wenjie;Yang, Xiaoyu;Yang, Xu
    • Journal of Power Electronics
    • /
    • v.17 no.6
    • /
    • pp.1469-1479
    • /
    • 2017
  • Primary-side regulation (PSR) scheme is widely applied in low power applications, such as cell phone chargers, network adapters, and LED drivers. However, the efficiency and standby power requirements have been improved to a high standard due to the new trends of DOE (Department Of Energy) Level VI and COC (Code Of Conduct specifications) V5. The major drawbacks of PSR include poor regulation due to inaccurate feedback and difficulty in acquiring acceptable regulation. A novel adaptive blanking strategy for constant current and constant voltage regulation is proposed in this paper. An accurate model for the sample blanking time related to transformer leakage inductance and the metal-oxide-semiconductor field-effect transistor (MOSFET) parasitic capacitance is established. The proposed strategy can achieve accurate detection for ultra-low standby power. In addition, numerous control factors are analyzed in detail to eliminate the influence of leakage inductance on the loop stability. A dedicated controller integrated circuit (IC) with a power MOSFET is fabricated to verify the effectiveness of the proposed control strategy. Experimental results demonstrated that the prototype based on the proposed IC has excellent performance.

Triallyl Borate as an Effective Separator/Cathode Interphase Modifier for Lithium-ion Batteries

  • Ha Neul Kim;Hye Rim Lee;Taeeun Yim
    • Journal of Electrochemical Science and Technology
    • /
    • v.14 no.3
    • /
    • pp.272-282
    • /
    • 2023
  • Ni-rich layered oxides cathode has recently gained attention as an advanced cathode material due to their applicable energy density. However, as the Ni component in the layered site is increased, the high reactivity of Ni4+ results in parasitic reaction associated with decomposing electrolyte, which leads to a rapid decreasing the lifespan of the cell. The electrolyte additive triallyl borate (TAB) improves interfacial stability, leading to a stable cathode-electrolyte interphase (CEI) layer on the LNCM83 cathode. A multi-functionalized TAB additive can produce a uniformly distributed CEI layer via electrochemical oxidation, which implies an increase in long-term cycling performance. After 100 cycles at elevated temperature, the cell tested by 0.75 TAB retained 88.3% of its retention ratio, whereas the cell performed by TAB-free electrolyte retained 64.1% of its retention. Once the TAB additive formed CEI layers on the LNCM83 cathode, it inhibited the decomposition of carbonate-based solvents species in addition to the dissolution of transition metal components from the cathode. The addition of TAB to LNCM83 cathode material is believed to be a promising way to increase the electrochemical performance.

Synthesis and Evaluation of Variable Temperature-Electrical Resistance Materials Coated on Metallic Bipolar Plates (온도 의존성 가변 저항 발열체로 표면 처리된 금속 분리판 제조 및 평가)

  • Jung, Hye-Mi;Noh, Jung-Hun;Im, Se-Joon;Lee, Jong Hyun;Ahn, Byung Ki;Um, Sukkee
    • 한국신재생에너지학회:학술대회논문집
    • /
    • 2010.11a
    • /
    • pp.73.1-73.1
    • /
    • 2010
  • For the successful cold starting of a fuel cell engine, either internal of external heat supply must be made to overcome the formation of ice from water below the freezing point of water. In the present study, switchable vanadium oxide compounds as variable temperature-electrical resistance materials onto the surface of flat metallic bipolar plates have been prepared by a dip-coating technique via an aqueous sol-gel method. Subsequently, the chemical composition and micro-structure of the polycrystalline solid thin films were analyzed by X-ray diffraction, X-ray fluorescence spectroscopy, and field emission scanning electron microscopy. In addition, it was carefully measured electrical resistance hysteresis loop over a temperature range from $-20^{\circ}C$ to $80^{\circ}C$ using the four-point probe method. The experimental results revealed that the thin films was mainly composed of Karelianite $V_2O_3$ which acts as negative temperature coefficient materials. Also, it was found that thermal dissipation rate of the vanadium oxide thin films partially satisfy about 50% saving of the substantial amount of energy required for ice melting at $-20^{\circ}C$. Moreover, electrical resistances of the vanadium-based materials converge on an extremely small value similar to that of pure flat metallic bipolar plates at higher temperature, i.e. $T{\geq}40^{\circ}C$. As a consequence, experimental studies proved that it is possible to apply the variable temperature-electrical resistance material based on vanadium oxides for the cold starting enhancement of a fuel cell vehicle and minimize parasitic power loss and eliminate any necessity for external equipment for heat supply in freezing conditions.

  • PDF

Low Power 31.6 pJ/step Successive Approximation Direct Capacitance-to-Digital Converter (저전력 31.6 pJ/step 축차 근사형 용량-디지털 직접 변환 IC)

  • Ko, Youngwoon;Kim, Hyungsup;Moon, Youngjin;Lee, Byuncheol;Ko, Hyoungho
    • Journal of Sensor Science and Technology
    • /
    • v.27 no.2
    • /
    • pp.93-98
    • /
    • 2018
  • In this paper, an energy-efficient 11.49-bit successive approximation register (SAR) capacitance-to-digital converter (CDC) for capacitive sensors with a figure of merit (FoM) of 31.6 pJ/conversion-step is presented. The CDC employs a SAR algorithm to obtain low power consumption and a simplified structure. The proposed circuit uses a capacitive sensing amplifier (CSA) and a dynamic latch comparator to achieve parasitic capacitance-insensitive operation. The CSA adopts a correlated double sampling (CDS) technique to reduce flicker (1/f) noise to achieve low-noise characteristics. The SAR algorithm is implemented in dual operating mode, using an 8-bit coarse programmable capacitor array in the capacitance-domain and an 8-bit R-2R digital-to-analog converter (DAC) in the charge-domain. The proposed CDC achieves a wide input capacitance range of 29.4 pF and a high resolution of 0.449 fF. The CDC is fabricated in a $0.18-{\mu}m$ 1P6M complementary metal-oxide-semiconductor (CMOS) process with an active area of 0.55 mm2. The total power consumption of the CDC is $86.4{\mu}W$ with a 1.8-V supply. The SAR CDC achieves a measured 11.49-bit resolution within a conversion time of 1.025 ms and an energy-efficiency FoM of 31.6 pJ/step.