• Proceedings of the KIEE Conference
• /
• 1989.07a
• /
• pp.515-517
• /
• 1989

This PWM inverter are used bridge circuit of two pair complementary transistor at each phase. The operation signals are 3 level PWM wave of W type and M type modulation, Which were obtained from switching time data by switching position calculation of triangular and sine wave. The output voltage waveforms of this inverter have the 5 level phase voltage and the 9 level line voltage of PWM.

• Proceedings of the KIPE Conference
• /
• 1998.07a
• /
• pp.63-69
• /
• 1998

A new current controlled PWM technique with NPC structure is proposed in this paper. A current controlled PWM technique with neutral-point-clamped pulse-width modulation inverter composed of main switching devices which operates as switch for PWM and auxiliary switching devices to clamp the output terminal potential to the neutral point potential is described. The proposed current controller has a first and second current band. The switching pattern will be made by the first current band. According to the second current band, the output state of the switching pattern is changed into positive and negative state. This inverter output contains less harmonic content and lower switching frequency than that of conventional current controlled PWM technique at the same current limit. Two inverters are compared analytically and the performance is investigated by the computer simulation.

• Proceedings of the KIEE Conference
• /
• 1988.07a
• /
• pp.148-150
• /
• 1988

The output characteristics of VSI by transistor depend upon bias signal with drive circuit. As the CTI is one of the VSI, takes case PWM output voltage. This Inverter operation is based upon position and negative of sinusoldal PWM signal by carrier triangular wave and compared sine one. Besides, the Inverter operation system required digital signal for microprocessor, sampling method of Inverter driver signals study for get rid of generated signal is error. In the paper, the method of 3 level PWM signal for CTI was studied. This method of signals depend upon caculated switching position of natural sampling with $10^{-6}$ modulation error for time flowchart programs.

• The Transactions of the Korean Institute of Electrical Engineers B
• /
• v.52 no.7
• /
• pp.352-360
• /
• 2003

This paper deals with a simple method in order to analyze and compare the harmonic characteristics in the multi-level inverter. Generally, the magnitude of harmonic components becomes different according to the multi-carrier Pulse Width Modulation(PWM) techniques, the modulation index($M_i$) and the switching frequency The previous papers analyzed the harmonic characteristics from the viewpoint of the space voltage vector. Hence, the calculation of the harmonic vector becomes more difficult and complex in 4-level or over 5-level. However, the proposed method has reduced an amount of calculation and simplified the process of it, using the relationship between the reference voltage and the output phase voltage to the load neutral point. It is applied to the 5-level cascade inverter and the harmonic characteristics for each multi-carrier PWM technique are compared through the simulation.

• Proceedings of the Korean Institute of IIIuminating and Electrical Installation Engineers Conference
• /
• 1995.10a
• /
• pp.101-104
• /
• 1995

The linear control of DC Link voltage in PWM inverter is very importent to estimate the goodness of PWM method. In motor control system, for the maximum torque on full region operating, the whole of DC Link voltage region must be used. 3 phase sinusoidal PWM inverter has a low efficienty at the using of output voltage. according to make better the efficiency, new improved PWM control method is proposed. The results of experimentation and simulation are included to verify the validity of this method.

• Proceedings of the KIEE Conference
• /
• 1999.07a
• /
• pp.226-228
• /
• 1999

This paper presents an efficient analysis method using time-stepping finite element method for electric machines driven by pulse width modulation (PWM) inverter. In the method, the value of time-step is changed according to the PWM logic of inverter, and the calculation time can be reduced while maintaining analysis accuracy. Using the method, the dynamic characteristics of a permanent magnet linear synchronous motor (PMLSM) driven by PWM inverter are analyzed.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.22 no.6
• /
• pp.547-550
• /
• 2017

This paper presents a loss analysis and compares three pulse width modulation (PWM) methods applied in a three-phase grid-connected bidirectional inverter for an energy storage system. The losses in switching devices and output low pass filters are theoretically analyzed by using PWM control techniques. Grid-connected bidirectional inverters are designed by using PWM techniques, and the designed inverters are simulated to verify the analysis results.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.17 no.3
• /
• pp.213-221
• /
• 2012

In a PWM inverter-fed IPMSM (Interior Permanent Magnet Synchronous Motor) drive, a dead time is inserted to prevent a breakdown of switching device caused by the short-circuit of DC link. This distorts the inverter output voltage resulting in a current distortion and torque ripple. In addition to the dead time, nonlinearity exists in switching devices of the PWM inverter, which is generally dependent on operating conditions such as the temperature, DC link voltage, and current. The voltage disturbance caused by the dead time and inverter nonlinearity directly influences on the inverter output performance, and it is known to be more severe at low speed. In this paper, a new compensation scheme for the dead time and inverter nonlinearity under the parameter variation is proposed for a PWM inverter-fed IPMSM drive. The overall system is implemented using DSP TMS320F28335 and the validity of the proposed algorithm is verified through the simulation and experiments.

• Journal of Power Electronics
• /
• v.5 no.3
• /
• pp.224-232
• /
• 2005

A new three phase three-level Pulse Width Modulation (PWM) Switched Voltage Source (SVS) inverter with zero neutral point potential is proposed. It consists of three single-phase inverter modules. Each module is composed of a switched voltage source and inverter switches. The major advantage is that the peak value of the phase output voltage is twice as high as that of a conventional neutral-point-clamped (NPC) PWM inverter. Thus, the proposed inverter is suitable for applications with low voltage sources such as batteries, fuel cells, or solar cells. Furthermore, three-level waveforms of the proposed inverter can be achieved without the switch voltage imbalance problem. Since the average neutral point potential of the proposed inverter is zero, a common ground between the input stage and the output stage is possible. Therefore, it can be applied to a transformer-less Power Conditioning System (PCS). The proposed inverter is verified by a PSpice simulation and experimental results based on a laboratory prototype.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.15 no.4
• /
• pp.288-295
• /
• 2010

Multi-level inverters have drawn much of attention in recent years because it can meet the demand of high power applications and good power quality associated with reduced harmonic distortion. As the number of voltage level increases, field programmable gate arrays (FPGAs) are suitable for the implementation of multi-level modulation algorithm. This paper proposes the implementation method for generating PWM pulses at the three phase diode clamped five-level inverter using FPGA. The strategy for communicating stably the data of three-phase reference voltages between the DSP and FPGA is suggested. The techniques for generating PWM signals based on a multi-carrier modulation method are carried out through the experiments with 32-bit DSP and Cyclone-III FPGA.