• The Transactions of the Korean Institute of Power Electronics
• /
• v.9 no.5
• /
• pp.438-447
• /
• 2004

A new multilevel PWM inverter using a half-bridge and full-bridge cells is proposed for the use of stand-alone photovoltaic inverters. The configuration of the proposed multilevel PWM inverter is based on a prior 11-level shaped PWM inverter. Among three full-bridge cells employed in the prior inverter, one cell is substituted by a half-bridge cell. Owing to this simple alteration, the proposed inverter has three promising merits. First it increases the number of output voltage levels resulted in high quality output voltages. Second, it reduces two power switching devices by means of employing a half-bridge cell. Third, it reduces power imposed on a transformer connected with the half-bridge unit. That is to say, most power is transferred to loads via cascaded transformers connected with low switching inverters, which are used to synthesize the fundamental output voltage levels whereas the output of a transformer linked to a high switching inverter is used to improve the final output voltage waves; thus, it is desirable in the point of the improvement of the system efficiency. By comparing to the prior 11-level PWM inverter, it assesses the performance of the proposed inverter as a stand-alone photovoltaic inverter. The validity of the proposed inverter is verified by computer-aided simulations and experimental results.

• Proceedings of the KIEE Conference
• /
• 1994.07a
• /
• pp.491-494
• /
• 1994

The 3-level inverter is applied to the induction motor drive as the voltage type inverter for large poller one. This inverter divides the DC link voltage into the two parts and it is supplied to the inverter. The 3-level inverter can reduces the voltage between the each devices, and get more sinusoidal current waveform. This paper presents the new PWM method which can reduces the harmonics. The modulation at the inverter side is implemented using a DSP microprocessor.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.5 no.2
• /
• pp.200-207
• /
• 2000

Recently, it is increased to apply the inverter system to household electrical appliances, especially in the air c conditioners, refrigerators and washing machines, to reduce the power consumption and the acoustic noise by t the low speed operation, and to make their functions more comfortable for human beings. For the inverter s systems, however, it is highly required to reduce the undesirable electromagnetic noise and psychoacoustic n noise generated by PWM for variable speed operation. In this paper, the electromagnetic noise for the d detenninistic PWM and random PWM for the reciprocating compressors driven by the brusWess dc motor was a analyzed. It was also verified through the experiment that the elt'Ct$\tau$omagnetic noise was reduced and the s sound quality was improved by applying the random PWM.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.64 no.11
• /
• pp.1564-1570
• /
• 2015

This paper intends to suggest a sensing circuit of PWM voltage for a motor emulator operated in the inverter. In the emulation of the motor using a power converter, it is necessary to measure instantaneous voltage at the PWM voltage loaded from the inverter. Using a filter can generate instantaneous voltage, while it is difficult to follow the rapidly changing inverter voltage caused by the propagation delay and signal attenuation. The method of measuring the duty of PWM using FPGA can generate output voltage from the one-cycle delay of PWM, while the cost of hardware is increasing in order to acquire high precision. This paper suggests a PWM voltage sensing circuit using the analogue system that shows high precision, one-cycle delay of PWM and low-cost hardware. The PWM voltage sensing circuit works in the process of integrating input voltage for valid time by comparing levels of three-phase PWM input voltage, and produce the output value integrated at zero vector. As a result of PSIM simulation and the experiment with the produced hardware, it was verified that the suggested circuit in this paper is valid.

• Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
• /
• v.18 no.2
• /
• pp.68-74
• /
• 2004

This paper presents a novel hybrid multilevel inverter using DC-Link voltage combination in order to improve the waveshape of output voltage and reduce harmonics. The proposed multilevel inverter can generate an 11-level output voltage. It employs three H-bridge cell, which consists of single phase full-bridge inverter module. Among them, two modules are used for level generation, and one module performs PWM switching. Nine levels are synthesised by the level inverter, and two levels are added to output by the PWM inverter. As a result, it generates an 11-level. The operational principles are explained in depth, and the validity of the proposed system is verified through the PSpice simulation and experimental results based on a prototype.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.3 no.2
• /
• pp.118-124
• /
• 1998

This paper describes a relationship of a space vector PWM and a sinusoidal PWM and presents that the space vector PWM can produce linearly the output voltage to the unity MI(modulation index). At first, reference angles and holding angles are derived from expanding a Fourier series of the reference voltage waveform and then the angles are used for the inverter switching to linearize transfer characteristics of the inverter. In addition, the harmonic components of the output voltage are analyzed and on-line control is shown to be feasible by approximating in piecewise-linearization the reference and holding angles versus the MI. In V/f control of the induction motor, it is verified by the experiment that the motor current is changed smoothly for the variation of the inverter input voltage and the change of the reference voltage.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.2 no.1
• /
• pp.1-11
• /
• 1997

In this paper, a novel multivariable state feedback control with feedforward control is proposed to improve control performance of power conversion systems. The targets of the application are three-phase voltage-source PWM converter and inverter system, and current-source PWM converter and inverter system, of which equivalent circuits and models are derived and analyzed. Various simulation results are presented to verify the validity of the proposed scheme.

• Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
• /
• v.15 no.3
• /
• pp.18-24
• /
• 2001

This paper deals with a three-phase Pulse width Modulation(PWM) voltage souse inverter-induction motor drive with a single-phase PWM converter. The single-phase system has the pulsating instantaneous power with twice the frequency of the ac source. The power pulsation generates the dc voltage pulsation of the converter. In result, the waveforms of the inverter output current and voltage are distorted. The steady-stare operations of the system are analyzed by employing a state-spare method Such everything confirmed it's validity throughout simulation and experiment.

• Proceedings of the KIPE Conference
• /
• 2020.08a
• /
• pp.239-241
• /
• 2020

MSIS(Modular Scalable Inverter System)에서 모터 구동 시 발생하는 고주파 성분의 순환 전류는 구동 시스템의 효율 및 신뢰성을 저하시키기 때문에, 이를 저감하기 위한 PWM(Pulse Width Modulation) 동기화 기법의 구현이 필수적으로 요구 된다. 본 논문은 MSIS에서 PWM 동기화 기법을 적용하기 위한 모터 구동 인버터용 제어보드의 설계에 관한 것이다. 제어보드 간 PWM 동기화 기법을 적용하기 위해 DSP(Digital Signal Processor)의 EPWMSYNC를 활용하였다. EPWMSYNC은 서로 다른 DSP간 PWM의 위상을 동기화하는 기능으로 DSP의 EPWMSYNCO과 EPWMSYNCI를 사용한다. 설계한 제어보드는 EPWMSYNC 신호를 광케이블을 통해 다른 제어보드로 연결할 수 있도록 설계하여, 제어보드 간의 절연과 잡음의 영향을 최소화했다. 본 논문에서 설계한 제어보드의 EPWMSYNC를 시험하였으며, 600W급 IPMSM(Interior Permanent Magnet Synchronous Motor)을 부하로 사용하는 시스템에서 설계된 제어보드의 유효성을 검증하였다.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.5 no.5
• /
• pp.443-450
• /
• 2000

A PWM inverter for an induction motor often has a problem with a high frequency leakage current that flows through stray capacitors between stator windings and a motor frame to ground. This paper proposes a new type of Active Common Mode Voltage Canceler circuit for the reduction of common mode voltage and high frequency leakage current generated by the PWM VSI-fed induction motor drives. The compensating voltage applied by the common made voltage canceler has the same amplitude as, hut the opposite polarity to, the common mode voltage by PWM Inverter. Therefore, common mode voltage and high frequency leakage current can be canceled. The proposed circuit consists of four-level half-bridge inverter and common-mode transformer. Simulated and experimental results show that common mode voltage canceler makes significant contributions to reducing a high frequency leakage current.